

DATASHEET

Apollo4 Plus SoC

Ultra-low Power Apollo SoC Family Doc. ID: DS-A4P-1p6p0 Doc. Revision: 1.6.0, February 2025



Features

Ultra-low supply current:

- 4 µA/MHz active mode current
- Low-power sleep and deep sleep modes with selectable levels of RAM/cache retention

High-performance Arm Cortex-M4 Processor with FPU:

- 96/192 MHz operating mode
- Floating Point Unit, Memory Protection Unit
- Secure boot

Ultra-low-power memory:

- Up to 2 MB of non-volatile memory (NVM) for code/data
- Up to 2.75 MB of low power RAM for code/data

Ultra-low-power interface for off-chip sensors:

- 8-bit, 10-bit and 12-bit ADC modes
- 11 selectable input channels
- Temperature sensor with ±2.5°C accuracy

Ultra-low-power flexible serial peripherals:

- 2x QSPI / OSPI; 1x QSPI / OSPI / HexSPI
- 8x I²C / SPI masters for peripheral communication
- I²C/SPI slave for host communications
- 4x UART modules with flow control
- USB 2.0 Full Speed device controller
- SDIO (SD3.0) / eMMC (v4.51)

Display:

- MIPI DSI 1.2 with 2 data lanes up to 500 Mbps
- Up to 1024 x 1024 resolution
- 4 layers with full alpha blending
- Frame buffer decompression

Graphics:

- 2D/2.5D graphics accelerator
- Texture and frame buffer compression
- Anti-aliasing / dithering / vector graphics processing

Audio Processing:

- Stereo low-power analog microphones
- 4x stereo digital microphones
- 2x full duplex I²S ports with ASRC

Rich set of clock sources:

- 32 MHz and 32.768 kHz crystal oscillators
- 900 Hz low-frequency RC oscillator
- 2x high-frequency RC oscillators 192/384 MHz

Core Sub-Syst Cortex M4 2D/2.5D GPU 4x Stereo DMIC IPC/CMDQ Controller MCU DMA Controller 96 – 192 MHz Display Controlle 1x Stereo LP AMIC I-Cache 64 KB Extended D-TCM 384 KB Memory 384 KB 2x Full-dup MIPI DS 2S Ports wit ASRC 8X Mstr Secure Boot SIMO 2x HFRC 2x QSPI/OSPI VCOMP SPI/I2C DCDC 2 MB NVM 1x QSPI/OSPI/ HexSPI Key Storage Up to 105 GPIO Timers LFRC RTC / 32 KHz WDT XTAL Crypto Accel 4X UART SPI Slave USB PHY 2 MB SRAN 12-bit ADC GP VCOMP SDIO / eMMC RNG HF XTAL

Power Management:

- Operating Voltage: 1.71 2.2 V
 - Temp Range: -20°C to 60°C
- SIMO buck
- Multiple I/O voltages supported

Applications

Smart watches/bandsConsumer electronics

Home automation

- Activity and fitness monitors
 Motion and tracking devices
- Alarms and security system
- Consumer medical devices

Package

5.0 mm x 5.0 mm, 13 x 12 BGA (146 pins / 105 GPIO)

Description

Ambiq[®], the leader in low-power System-on-Chip (SoC) solutions, has once again raised the bar with the Apollo4 Plus SoC. With the lowest dynamic and sleep mode power on the market, the Apollo4 Plus allows designers of next generation wearables and smart devices to take their innovative products to the next level.

The Apollo4 Plus is the 4th generation system processor solution built upon Ambig's proprietary Subthreshold Power-Optimized Technology (SPOT[®]) platform. The Apollo4's complete hardware and software solution enables the battery-powered endpoint devices of tomorrow to achieve a higher level of intelligence without sacrificing battery life. The Apollo4 Plus is built on the 32bit Arm[®] Cortex[®]-M4 core with Floating Point Unit (FPU). The is available now in BGA packaging. With up to 2 MB of NVM and 2.75 MB of SRAM, the Apollo4 Plus has more than enough compute and storage to handle complex algorithms and neural networks while displaying vibrant, crystal clear, and smooth graphics. If additional memory is required, an external memory is supported through Ambig's multi-bit SPI and eMMC interfaces.The Apollo4 family is purpose-built to serve as both an application processor and a co-processor for battery-powered endpoint devices.

Table of Contents

1.	Apollo4 Plus SoC Package Pins	12
	1.1 Pin Configuration	12
	1.2 Pin Connections	13
2.	SoC Product Introduction	51
	2.1 Features	52
	2.2 Functional Overview	54
3.	MCU Core	56
	3.1 Functional Overview	56
	3.2 CPU Subsystem	
	3.3 Interrupts	59
	3.4 Memory Map	
	3.5 Memory Protection Unit (MPU)	
	3.6 System Buses	
	3.7 Power Management	
	3.7.1 Cortex-M4 Power Modes - Overview	
	3.7.2 CPU Power Management	
	3.8 Debug Interfaces	
	3.8.1 Embedded Trace Macrocell (ETM)	
	3.8.2 Instrumentation Trace Macrocell (ITM)	
	3.8.3 Trace Port Interface Unit (TPIU)	
	3.8.4 Faulting Address Trapping Hardware	
4.	Memory Subsystem	
	4.1 Functional Overview	
	4.2 Memory Controller	
	4.2.1 DAXI	
	4.2.2 NVM Cache	
	4.3 Wait States for Accesses to Memory Types	
5	4.4 One-Time Programmable (OTP) Memory	
ວ.	Reset Generator (RSTGEN)	
	5.1 Functional Overview	
	5.2 External Reset Pin	
	5.3 Power-on Event	
	5.4 Brown-out Events	
	5.5 Software Reset	
c	5.6 Watchdog Reset	88
ю.	Clock Generator (CLKGEN)	
	6.1 Features	
	6.2 Functional Overview	90
	6.3 Low Frequency RC Oscillator (LFRC)	
	6.4 High Precision XT Oscillator (XT)	
-	6.5 High Frequency RC Oscillator (HFRC)	
1.	Real Time Clock (RTC)	
	7.1 Functional Overview	
~	7.2 Additional Information	
8.	Security	
	8.1 Functional Overview	
	8.2 Secure Boot	
	8.3 Secure OTA	95

8.4 Secure Key Storage	95
8.5 External Flash In-line Encrypt/Decrypt	96
8.6 Secure Life Cycle States	
8.7 Crypto Subsystem	
9. Counter/Timer Module (TIMER)	. 99
9.1 Functional Overview	99
9.2 Additional Information	
10. System Timer (STIMER)	
10.1 Functional Overview	
10.2 Additional Information	
11. Watchdog Timer (WDT)	
11.1 Functional Overview	
11.2 Additional Information	
12. General Purpose Input/Output (GPIO)	
12.1 Functional Overview	104
12.2 Pad Configuration Functions	105
12.3 Fast GPIO (FPIO)	110
12.4 Additional Information	
13. General Purpose ADC and Temperature Sensor Module	111
13.1 Features	
13.2 Functional Overview	
13.3 Voltage Reference Source	
13.4 Voltage Divider and Switchable Battery Load	
13.5 Additional Information	
14 Multi-hit Serial Perinheral Interface (MSPI)	114
14. Multi-bit Serial Peripheral Interface (MSPI)	
14.1 Features	114
14.1 Features 14.2 Functional Overview	114 114
14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers	114 114 115
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 	114 114 115 117
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 	114 114 115 117 120
 14.1 Features	114 114 115 117 120 121
 14.1 Features	114 114 115 117 120 121 121
 14.1 Features	114 115 117 120 121 121 121
 14.1 Features	114 115 117 120 121 121 121 122
 14.1 Features	114 115 117 120 121 121 121 122 122
 14.1 Features	114 115 117 120 121 121 121 122 122 122
 14.1 Features	114 114 115 117 120 121 121 122 122 122 123
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15.1 Additional Information 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 	114 114 115 117 120 121 121 122 122 122 123 123
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15. I2C/SPI Master (IOM) 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 	114 115 117 120 121 121 122 122 122 123 123 125
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15. I2C/SPI Master (IOM) 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.5.1 SPI Clock Generation 	114 115 117 120 121 121 122 122 122 122 123 123 125 126
 14.1 Features	114 114 115 117 120 121 121 122 122 122 123 123 125 126 126
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15. I2C/SPI Master (IOM) 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.6 FIFO 15.7 Data Alignment 	114 114 115 117 120 121 121 122 122 122 123 123 125 126 126 126
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15.1 Additional Information 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.6 FIFO 15.7 Data Alignment 15.7.1 Direct Mode Data Transfers 	114 114 115 117 120 121 121 122 122 122 123 123 125 126 126 126 126
 14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15. I2C/SPI Master (IOM) 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.5.1 SPI Clock Generation 15.6 FIFO 15.7 Data Alignment 15.7.2 DMA Data transfers 15.7.2 DMA Data transfers 	114 115 117 120 121 121 122 122 122 122 123 125 126 126 126 126 128
14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15. I2C/SPI Master (IOM) 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.5.1 SPI Clock Generation 15.5.1 SPI Clock Generation 15.7 Data Alignment 15.7.1 Direct Mode Data Transfers 15.7.2 DMA Data transfers 15.8 Transaction Initiation	114 115 117 120 121 121 122 122 122 122 123 125 126 126 126 126 128 128
14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15. I2C/SPI Master (IOM) 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.5.1 SPI Clock Generation 15.5.1 SPI Clock Generation 15.7 Data Alignment 15.7.1 Direct Mode Data Transfers 15.7.2 DMA Data transfers 15.8 Transaction Initiation 15.9 Command Queue	114 114 115 117 120 121 121 122 122 122 123 123 125 126 126 126 126 126 128 128 129
14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15.1 Features 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.6 FIFO 15.7 Data Alignment 15.7.2 DMA Data transfers 15.7.2 DMA Data transfers 15.8 Transaction Initiation 15.9 Command Queue 15.9 1 CQ Programming Notes	114 115 117 120 121 121 122 122 122 123 125 126 126 126 126 126 126 126 126 128 128 129 132
14.1 Features 14.2 Functional Overview 14.3 MSPI Transfers 14.4 Pad Configuration and Enables 14.5 Additional Information 15. I2C/SPI Master (IOM) 15.1 Features 15.1.1 Features common to all submodules 15.1.2 I2C Master features 15.1.3 SPI Master features 15.2 Functional Overview 15.3 Power Control 15.4 Clocking and Resets 15.5 I2C Clock Generation 15.5.1 SPI Clock Generation 15.5.1 SPI Clock Generation 15.7 Data Alignment 15.7.1 Direct Mode Data Transfers 15.7.2 DMA Data transfers 15.8 Transaction Initiation 15.9 Command Queue	114 114 115 117 120 121 121 122 122 122 122 122 123 125 126 126 126 126 126 126 126 128 129 132 132

16.1 Functional Overview	134
16.2 Additional Information	135
17. Universal Asynchronous Receiver/Transmitter (UART)	136
17.1 Features	
17.2 Functional Overview	136
17.3 Power Control	
17.4 Additional Information	
18. Universal Serial Bus (USB)	
18.1 Features	
18.2 Functional Overview	
18.3 Hardware Design Guidelines	
18.3.1 Battery Charger Detection	
18.3.2 Interface Timing	
18.3.3 System Power Sequencing for USB and DSI PHYs	
18.3.4 Suspend State Power Consumption	
18.3.5 USB Data Line Filtering	
18.3.6 Charger Detection and USB Enumeration Requirements	
18.3.7 LDO for USB PHY Power	
18.3.8 Unused Interface Terminations	
18.4 Additional Information	145
19. Secure Digital Input Output (SDIO)	146
19.1 Features	
19.2 Functional Overview	
19.3 Additional Information	147
20. Display Controller (DC)	148
20.1 Features	148
20.2 Functional Overview	149
20.2.1 Display Interfaces	
20.2.2 Configuration Options	150
20.3 Architecture	
20.3.1 Top Level Description	
20.3.2 Blending Modes	
20.3.3 Dithering	
20.4 Additional Information	
21. Graphics Processing Unit (GPU)	
21.1 Features	
21.2 Functional Overview	
21.3 Architecture	
21.3.1 I/O Interfaces	
21.3.2 Graphics Pipeline	
21.3.3 Frame buffer Compression	
21.3.4 Color Modes	
21.4 Additional Information	
22. Display Serial Interface (DSI)	
22.1 Features	
22.2 Functional Overview	
22.3 Hardware Design Guidelines	
22.3.1 System Power Sequencing for DSI TX Interface	
22.4 Additional Information	
23. PDM-to-PCM Converter Module (PDM)	171

23.1 Features	172
23.2 Functional Overview	173
23.3 PDM-to-PCM Converter Clocking Mechanism	173
23.3.1 Clock Gating and Data Synchronization	
23.4 Additional Information	176
24. Low Power Analog Audio Interface	177
24.1 Features	
24.2 Functional Overview	
24.2.1 Clock Source and Dividers	
24.2.2 4 Channel Analog Mux	
24.2.3 Voltage Reference Source	
24.2.4 Four Automatically Managed Conversion Slots	
24.2.5 Sixteen Entry Result FIFO	
24.2.6 DMA	
24.2.7 Window Comparator	181
24.3 Interrupts	181
24.4 Microphone Biasing	182
24.5 Additional Information	
25. Inter-IC Sound (I2S)	
25.1 Features	
25.2 Functional Overview	
25.3 Additional Information	
26. Voltage Comparator (VCOMP)	187
26.1 Functional Overview	
27. Voltage Regulator Module	
27.1 Functional Overview	
27.2 SIMO Buck	
28. Package Mechanical Information	
28.1 BGA Package	
28.2 Reflow Profile	
29. Electrical Characteristics	193
29.1 Absolute Maximum Ratings	
29.2 Recommended Operating Conditions	195
29.2.1 Voltage Supplies	
29.2.2 VDDAUDA Voltage Supply Requirements	
29.2.3 Power Supply Sequencing	
29.2.4 Recommended External Components for the Buck Converters	
29.2.5 Recommended External Components for External Voltage Supplies	
29.2.6 Recommended External Components for Other Supplies and References	
29.3 Power Mode Transition Times	
29.4 Current Consumption	
29.5 Non-volatile Memory (NVM)	202
29.6 Resets and Brown-Out Detector	
29.7 General Purpose Input/Output (GPIO)	204
29.8 Clocks/Oscillators	
29.9 Real Time Clock (RTC)	208
29.10 Timer (TIMER)	209
29.11 STIMER	210
29.12 Watchdog Timer (WDT)	
29.13 Voltage Comparator (VCOMP)	

29.14 General Purpose Analog-to-Digital Converter (ADC)	213
29.15 Display Controller (DC)	215
29.16 Multi-bit Serial Peripheral Interface (MSPI)	216
29.16.1 SDR with non-DQS Mode with Octal Data Width	
29.16.2 DDR with DQS Mode with Octal Data Width	. 218
29.17 I2C/SPI Master (IOM)	220
29.17.1 Inter-Integrated Circuit (I2C) Interface	. 220
29.17.2 Serial Peripheral Interface (SPI) Master Interface	
29.18 I2C/SPI Slave (IOS)	223
29.18.1 Serial Peripheral Interface (SPI) Slave Interface	
29.19 Universal Asynchronous Receiver/Transmitter (UART)	224
29.20 Universal Serial Bus (USB)	225
29.20.1 USB Power Gating and Leakage Current	
29.20.2 USB PHY Power and Interface Timing Requirements	
29.21 Secure Digital Input Output (SDIO)	228
29.21.1 Default Mode	
29.21.2 High-Speed Mode	
29.21.3 SDR50 Mode	
29.22 Serial Wire Debug (SWD)	
29.23 PDM Interface	
29.24 Audio Analog-to-Digital Converter (AUDADC)	
29.24.1 AUDADC Audio Specifications	
29.24.2 AUDADC Mic Bias Specifications	
29.24.3 ASRC Performance	
30. Ordering Information	
31. Document Revision History	242

List of Figures

Figure 1. Apollo4 Plus SoC BGA Pin Configuration Diagram - Top View	12
Figure 2. Apollo4 Plus SoC Block Diagram	51
Figure 3. Apollo4 Plus SoC Core Block Diagram	56
Figure 4. Apollo4 Plus SoC Peripherals, Memory and Buses	71
Figure 5. Aging Counter Operation	76
Figure 6. Flush Spreading.	
Figure 7. Block Diagram for Apollo4 Plus SoC NVM Cache	
Figure 8. Apollo4 Plus SoC Bus Architecture Block Diagram	80
Figure 9. Apollo4 Plus SoC System Diagram	82
Figure 10. Block diagram for the Reset Generator Module	86
Figure 11. Block diagram of circuitry for Reset pin	
Figure 12. Block diagram for the Clock Generator	
Figure 13. Block diagram for the Real Time Clock Module	
Figure 14. Secure Boot Flow	
Figure 15. Secure OTA Flow	
Figure 16. Crypto Subsystem	
Figure 17. Block Diagram for One Counter/Timer	
Figure 18. Block Diagram for the System Timer	
Figure 19. Block Diagram for the Watchdog Timer Module	103
Figure 20. Block diagram for the General Purpose I/O (GPIO) Module	104
Figure 21. Block Diagram for ADC and Temperature Sensor.	111
Figure 22. Switchable Battery Load	113
Figure 23. Block Diagram for the MSPI Master Module	114
Figure 24. Block Diagram for the I2C/SPI Master Module	121
Figure 25. Clocking Structure for IOM Module	124
Figure 26. IO_CLK Generation	124
Figure 27. Direct Mode 5-byte Write Transfer	127
Figure 28. Direct Mode 5-byte Read	127
Figure 29. Register Write Data Fetches	129
Figure 30. IOM Pause Example	130
Figure 31. CQ Pause Bit Fetching	131
Figure 32. Block diagram for the I2C/SPI Slave Module	134
Figure 33. Block Diagram for the UART Module	136
Figure 34. USB Block diagram	138
Figure 35. Charger Detection in USB Connection Flow	139
Figure 36. Charging Detection Algorithm	140
Figure 37. Interrupt-driven Weak Battery Algorithm	140
Figure 38. Interrupt-driven Good Battery Algorithm	141
Figure 39. Battery Charging Sequence.	142
Figure 40. SDIO Block Diagram	146
Figure 41. Apollo4 Plus SoC Display Controller Block Diagram	148
Figure 42. GPU Block Diagram	152
Figure 43. Blending Modes	157
Figure 44. TSC™4 /TSC™6 Framebuffer Compression Module	158
Figure 45. DSI Controller Block Diagram	166
Figure 46. Display Serial Interface Bus with DSI Devices	167
J - 1	

Figure 47. Layers in the DSI Data Transfer Model	168
Figure 48. PDM Instances within Audio Subsystem (4 PDMs Shown)	171
Figure 49. PDM Block Diagram	172
Figure 50. Clock Path and Data Synchronization Diagram	176
Figure 51. PDM Converter Core Local Clock Gating	176
Figure 52. Low Power Analog Audio Block Diagram	177
Figure 53. Mic Bias Trim Graph	182
Figure 54. I2S Block Diagram	184
Figure 55. Block diagram for the Voltage Comparator Module	187
Figure 56. Block Diagram for Voltage Supplies and Regulation on Apollo4 Family	189
Figure 57. Package Drawing for Apollo4 Plus SoC	191
Figure 58. Reflow Profile	192
Figure 59. External Components for SIMO Buck	198
Figure 60. Display Controller Timing Diagram - SDR Mode	215
Figure 61. MSPI Timing Diagram - SDR with non-DQS Mode	217
Figure 62. MSPI Timing Diagram - DDR with DQS Mode	219
Figure 63. SPI Master Mode, Phase = 0	221
Figure 64. SPI Master Mode, Phase = 1	222
Figure 65. SDIO Default Mode Interface Timing Diagram	228
Figure 66. SDIO High-Speed Mode Interface Timing Diagram	229
Figure 67. SDIO SDR50 Mode Interface Timing Diagram	230
Figure 68. Serial Wire Debug Timing	231
Figure 69. ASRC Performance Analysis - Test Case 1	237
Figure 70. ASRC Performance Analysis - Test Case 2	237
Figure 71. ASRC Performance Analysis - Test Case 3	238
Figure 72. ASRC Performance Analysis - Test Case 4	238
Figure 73. THD+N vs Input Frequency Using FSin = 48 kHz and FSout = 48.1 kHz	239

List of Tables

Table 1: Pin List and Function Table	13
Table 2: Arm Cortex-M4 Memory Map	60
Table 3: Wait States for Accesses to/from the CPU and Memory/Storage Elements	83
Table 4: I/O Pin Voltage Source	
Table 5: Apollo4 Plus SoC Pin Mapping (Pg 1)	107
Table 6: Apollo4 Plus SoC Pin Mapping (Pg 2)	108
Table 7: Pad Function Color Code	109
Table 8: Special Pad Types	
Table 9: MSPI0 Pin Muxing (Serial, Dual, Quad, Octal, Hex)	117
Table 10: MSPI1 Pin Muxing (Single, Dual, Quad, Octal)	
Table 11: MSPI2 Pin Muxing (Serial, Dual, Quad, Octal)	118
Table 12: Required Settings for Typical Configurations	
Table 13: Settings for I2C Clock Speeds	125
Table 14: Reset Bits in the USBPHYRESET Register	144
Table 15: Blend Factors	
Table 16: PDMA_CKO and OSR Settings for Different Sampling Frequencies	
Table 17: One SLOT Configuration Register	
Table 18: FIFO Register	
Table 19: Reflow Condition (260 °C) for Pb-free Package	
Table 20: Absolute Maximum Ratings	
Table 21: Voltage Supplies	
Table 22: AUDADC Power Supply (VDDAUDA)	
Table 23: VDDAUDA Phase Noise	
Table 24: PSRR Requirements for AUDADC + PGA to Achieve 80dB SNR	
Table 25: Power Supply Sequencing	
Table 26: SIMO Buck Converter	
Table 27: Recommended Bypass Capacitors for External Supplies	
Table 28: Power Mode Transitions	
Table 29: Current Consumption in Active Mode and Sleep Modes	
Table 30: NVM	
Table 31: Power-On Reset (POR) and Brown-Out Detector (BOD)	
Table 32: General Purpose Input/Output (GPIO)	
Table 33: Primary Internal Clocks	
Table 34: Low-frequency Crystal	
Table 35: High-speed Crystal Oscillator	200
Table 36: High-speed External Oscillator	
Table 37: Real Time Clock (RTC)	
Table 38: Timer (TIMER)	
Table 39: System Timer (STIMER)	
Table 40: Watchdog Timer (WDT) Table 41: Veltage Comparator (VCOMD)	211
Table 41: Voltage Comparator (VCOMP) Table 42: Converter (ADC)	
Table 42: General Purpose Analog to Digital Converter (ADC)	
Table 43: Display Controller Serial Peripheral Interface (SPI) Interface Table 44: MSPI Timing (SPP with New DOS Made)	
Table 44: MSPI Timing (SDR with Non-DQS Mode)	
Table 45: MSPI Timing (DDR with DQS Mode)	218
Table 46: Serial Peripheral Interface (SPI) Master Interface Table 47: Optical Peripheral Interface (SPI) Optical Interface	
Table 47: Serial Peripheral Interface (SPI) Slave Interface Table 47: Serial Peripheral Interface (SPI) Slave Interface	
Table 48: Universal Asynchronous Receiver/Transmitter (UART)	224

25
26
27
28
29
30
31
32
34
36
36
39
41
42
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

## 1. Apollo4 Plus SoC Package Pins

## 1.1 Pin Configuration




Figure 1. Apollo4 Plus SoC BGA Pin Configuration Diagram - Top View

## **1.2 Pin Connections**

The following table lists the external pins of the Apollo4 Plus SoC and their available functions.

NOTE Use of the DPI-2 interface, represented in the following table by pad functions DISP_D0 - DISP_D23, DISP_VS, DISP_HS, DISP_DE, DISP_PCLK, DISP_SD and DISP_CM, is not recommended or supported.

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
B5	-	-	VSSA	Analog Ground	Ground
B2	-	-	VSSP	Ground Connection for buck regs	Ground
A13	-	-	LPADC_VREF	LP ADC Reference Decap	Analog
A11	-	-	LPADCD0NSE0	LP Analog to Digital Converter SE0/DiffN IN0	Input
A12	-	-	LPADCD0PSE1	LP Analog to Digital Converter SE1/DiffP IN0	Input
C12	-	-	LPADCD1NSE2	LP Analog to Digital Converter SE2/DiffN IN1	Input
D12	-	-	LPADCD1PSE3	LP Analog to Digital Converter SE3/DiffP IN1	Input
B11	-	-	LPMICBIAS	LP Microphone Bias	Output
G13	-	-	MIPI_CLKN	MIPI DPHY Clock Lane N	I/O
H13	-	-	MIPI_CLKP	MIPI DPHY Clock Lane P	I/O
L13	-	-	MIPI_D0N	MIPI DPHY Data Lane 0N	I/O
M13	-	-	MIPI_D0P	MIPI DPHY Data Lane 0P	I/O
J13	-	-	MIPI_D1N	MIPI DPHY Data Lane 1N	I/O
K13	-	-	MIPI_D1P	MIPI DPHY Data Lane 1P	I/O
A6	-	-	RSTN	External reset input (aka nRST)	Input
A1	-	-	SIMOBUCK_SW	SIMO Buck converter inductor switch output	Power
A2	-	-	SIMOBUCK_SWSEL	SIMO Buck converter inductor switch input	Power
M8	-	-	USB0PN	The differential input/output signals of the PHY that support multiple modes. Depending on mode of operation they are either signaling 3.3V or 800mV differential.	Power
M7	-	-	USB0PP	The differential input/output signals of the PHY that support multiple modes. Depending on mode of operation they are either signaling 3.3V or 800mV differential.	Power
M12	-	-	VDD18	VDD supply for MIPI PHY	Power
B4	-	-	VDDA	Analog voltage supply	Power
B12	-	-	VDDAUDA	Analog Audio Voltage supply	Power
E12	-	-	VDDAUDD	Digital Audio Voltage supply	Power
A3	-	-	VDDC	Core Buck converter VOUT	Power

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
B3	-	-	VDDC_LV	Core_LV Buck converter VOUT	Power
C2	-	-	VDDF	Mem Buck converter VOUT	Power
M10	-	-	VDDH	High voltage domain power supply	Power
M9	-	-	VDDH2	High voltage domain2 power supply	Power
B1	-	-	VDDP	VDD supply to I/O pads (Core)	Power
C1	-	-	VDDS	SRAM high voltage supply	Power
L7	-	-	VDDUSB0P9	USB 0.9v analog voltage supply	Power
K7	-	-	VDDUSB33	USB 3.3v voltage supply	Power
D2	-	-	VSS	Digital Ground for VDDF and PADS	Ground
J10	-	-	VSS18	MIPI PHY Analog Ground	Ground
B13	-	-	VSSAUDA	Analog Audio Ground	Ground
E13	-	-	VSSAUDD	Digital Audio Ground	Ground
L8	-	-	VSSAUSB	USB PHY Analog Ground	Ground
A4	-	-	XI	32.768kHz crystal input	ХТ
C13	-	-	XI32M	32MHz crystal input	XT24M
A5	-	-	ХО	32.768kHz crystal output	XT
D13	-	-	XO32M	32MHz crystal output	XT24M

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	SWTRACECLK	Serial Wire Debug Trace Clock	Output
		1	SLSCL	I ² C Slave clock	Input
		2	SLSCK	SPI Slave clock	Input
		3	GPIO00	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
K2	0	5	UART1TX	UART1 transmit output	Output
		6	СТО	Timer/counter 0	Output
		7	NCE0	IOMSTR N Chip Select 0	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO00	Fast PIO	-
		0	SWTRACE0	Serial Wire Debug Trace Output 0	Output
		1	SLSDAWIR3	I ² C Slave I/O data (I ² C) 3 Wire Data (SPI)	Bidirectional Open Drain
		2	SLMOSI	SPI Slave input data	Input
		3	GPIO01	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
L2	1	5	UART3TX	UART3 transmit output	Output
		6	CT1	Timer/counter 1	Output
		7	NCE1	IOMSTR N Chip Select 1	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO01	Fast PIO	-
		0	SWTRACE1	Serial Wire Debug Trace Output 1	Output
		1	SLMISO	SPI Slave output data	Output
		2	TRIG1	ADC trigger input	Input
		3	GPIO02	General purpose I/O	I/O
		4	UARTORX	UART0 receive input	Input
M2	2	5	UART1RX	UART1 receive input	Input
		6	CT2	Timer/counter 2	Output
		7	NCE2	IOMSTR N Chip Select 2	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO02	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	SWTRACE2	Serial Wire Debug Trace Output 2	Output
		1	SLnCE	SPI Slave chip enable	Input
		2	SWO	Serial Wire Debug	Output
		3	GPIO03	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
L3	3	5	UART3RX	UART3 receive input	Input
		6	СТ3	Timer/counter 3	Output
		7	NCE3	IOMSTR N Chip Select 3	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO03	Fast PIO	-
		0	SWTRACE3	Serial Wire Debug Trace Output 3	Output
		1	SLINT	Configurable Slave Interrupt	Output
		2	32KHzXT	32kHZ from analog	Output
	4	3	GPIO04	General purpose I/O	I/O
		4	UARTORTS	UART0 Request to Send (RTS)	Output
М3		5	UART1RTS	UART1 Request to Send (RTS)	Output
		6	CT4	Timer/counter 4	Output
		7	NCE4	IOMSTR N Chip Select 4	Output
		8	-	-	-
		9	I2S0_SDIN	I2S0 Data input	Input
		10	I2S1_SDIN	I2S1 Data input	Input
		11	FPIO04	Fast PIO	-
		0	MOSCL	I ² C Master 0 clock	Open Drain Output
		1	MOSCK	SPI Master 0 clock	Output
		2	I2S0_CLK	I2S0 Bit clock	Input
		3	GPIO05	General purpose I/O	I/O
		4	UART2RTS	UART2 Request to Send (RTS)	Output
K6	5	5	UART3RTS	UART3 Request to Send (RTS)	Output
		6	CT5	Timer/counter 5	Output
		7	NCE5	IOMSTR N Chip Select 5	Output
		8	-	-	-
		9	-	-	-
		10	I2S1_CLK	I2S1 Bit clock	Input
		11	FPIO05	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	M0SDAWIR3	I ² C Master 0 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
		1	M0MOSI	SPI Master 0 output data	Output
		2	I2S0_DATA	I2S0 Data	Bidirectional
		3	GPIO06	General purpose I/O	I/O
		4	UART0CTS	UART0 Clear to Send (CTS)	Input
L6	6	5	UART1CTS	UART1 Clear to Send (CTS) input	Input
		6	CT6	Timer/counter 6	Output
		7	NCE6	IOMSTR N Chip Select 6	Output
		8	-	-	-
		9	I2S0_SDOUT	I2S0 Data output	Output
		10	I2S1_SDOUT	I2S1 Data output	Output
		11	FPIO06	Fast PIO	-
		0	MOMISO	SPI Master 0 input data	Input
		1	TRIG0	ADC trigger input	Input
		2	12S0_WS	I2S0 L/R clock	Input
	7	3	GPIO07	General purpose I/O	I/O
		4	UART2CTS	UART2 Clear to Send (CTS) input	Input
M6		5	UART3CTS	UART3 Clear to Send (CTS) input	Input
		6	CT7	Timer/counter 7	Output
		7	NCE7	IOMSTR N Chip Select 7	Output
		8	-	-	-
		9	-	-	-
		10	12S1_WS	I2S1 L/R clock	Input
		11	FPIO07	Fast PIO	-
		0	CMPRF1	Comparator reference 1	Input
		1	TRIG1	ADC trigger input	Input
		2	-	-	-
		3	GPIO08	General purpose I/O	I/O
		4	M1SCL	I ² C Master 1 clock	Open Drain Output
E8	8	5	M1SCK	SPI Master 1 clock	Output
		6	CT8	Timer/counter 8	Output
		7	NCE8	IOMSTR N Chip Select 8	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO08	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	CMPRF0	Comparator reference 0	Input
		1	TRIG2	ADC trigger input	Input
		2	-	-	-
		3	GPIO09	General purpose I/O	I/O
		4	M1SDAWIR3	I ² C Master 1 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
E7	9	5	M1MOSI	SPI Master 1 output data	Output
		6	CT9	Timer/counter 9	Output
		7	NCE9	IOMSTR N Chip Select 9	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO09	Fast PIO	-
		0	CMPIN0	Voltage comparator input 0	Input
		1	TRIG3	ADC trigger input	Input
	10	2	-	-	-
		3	GPIO10	General purpose I/O	I/O
		4	M1MISO	SPI Master 1 input data	Input
E6		5	-	-	-
		6	CT10	Timer/counter 10	Output
		7	NCE10	IOMSTR N Chip Select 10	Output
		8	-	-	-
		9	DISP_TE	Display TE input	Input
		10	-	-	-
		11	FPIO10	Fast PIO	-
		0	CMPIN1	Voltage comparator input 1	Input
		1	TRIG0	ADC trigger input	Input
		2	I2S0_CLK	I2S0 Bit clock	Input
		3	GPIO11	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
E4	11	5	UART3RX	UART3 receive input	Input
		6	CT11	Timer/counter 11	Output
		7	NCE11	IOMSTR N Chip Select 11	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO11	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	ADCSE7	Analog to Digital Converter SE IN7	Input
		1	TRIG1	ADC trigger input	Input
		2	I2S0_DATA	I2S0 Data	Bidirectional
		3	GPIO12	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
C4	12	5	UART1TX	UART1 transmit output	Output
		6	CT12	Timer/counter 12	Output
		7	NCE12	IOMSTR N Chip Select 12	Output
		8	-	-	-
		9	CMPRF2	Comparator reference 2	Input
		10	I2S0_SDOUT	I2S0 Data output	Output
		11	FPIO12	Fast PIO	-
		0	ADCSE6	Analog to Digital Converter SE IN6	Input
		1	TRIG2	ADC trigger input	Input
	13	2	12S0_WS	I2S0 L/R clock	Input
		3	GPIO13	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
D5		5	UART3TX	UART3 transmit output	Output
		6	CT13	Timer/counter 13	Output
		7	NCE13	IOMSTR N Chip Select 13	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO13	Fast PIO	-
		0	ADCSE5	Analog to Digital Converter SE IN5	Input
		1	TRIG3	ADC trigger input	Input
		2	-	-	-
		3	GPIO14	General purpose I/O	I/O
		4	-	-	-
D6	14	5	UART1RX	UART1 receive input	Input
		6	CT14	Timer/counter 14	Output
		7	NCE14	IOMSTR N Chip Select 14	Output
		8	-	-	-
		9	-	-	-
		10	I2S0_SDIN	I2S0 Data input	Input
		11	FPIO14	Fast PIO	-

Table	1: Pin	List and	Function	Table
-------	--------	----------	----------	-------

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	ADCSE4	Analog to Digital Converter SE IN4	Input
		1	TRIG0	ADC trigger input	Input
		2	-	-	-
		3	GPIO15	General purpose I/O	I/O
		4	-	-	-
E5	15	5	UART3RX	UART3 receive input	Input
		6	CT15	Timer/counter 15	Output
		7	NCE15	IOMSTR N Chip Select 15	Output
		8	-	-	-
		9	-	-	-
		10	REFCLK_EXT	External Reference Clock	Input
		11	FPIO15	Fast PIO	-
		0	ADCSE3	Analog to Digital Converter SE IN3	Input
		1	TRIG1	ADC trigger input	Input
	16	2	I2S1_CLK	I2S1 Bit clock	Input
		3	GPIO16	General purpose I/O	I/O
		4	-	-	-
D7		5	UART1RTS	UART1 Request to Send (RTS)	Output
		6	CT16	Timer/counter 16	Output
		7	NCE16	IOMSTR N Chip Select 16	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO16	Fast PIO	-
		0	ADCSE2	Analog to Digital Converter SE IN2	Input
		1	TRIG2	ADC trigger input	Input
		2	I2S1_DATA	I2S1 Data	Bidirectional
		3	GPIO17	General purpose I/O	I/O
		4	-	-	-
D4	17	5	UART3RTS	UART3 Request to Send (RTS)	Output
		6	CT17	Timer/counter 17	Output
		7	NCE17	IOMSTR N Chip Select 17	Output
		8	-	-	-
		9	I2S1_SDOUT	I2S1 Data output	Output
		10	-	-	-
		11	FPIO17	Fast PIO	-

Table	1: Pin	List and	Function	Table
-------	--------	----------	----------	-------

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	ADCSE1	Analog to Digital Converter SE IN1	Input
		1	-	-	-
		2	I2S1_WS	I2S1 L/R clock	Input
		3	GPIO18	General purpose I/O	I/O
		4	UARTOCTS	UART0 Clear to Send (CTS)	Input
D3	18	5	UART1CTS	UART1 Clear to Send (CTS) input	Input
		6	CT18	Timer/counter 18	Output
		7	NCE18	IOMSTR N Chip Select 18	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO18	Fast PIO	-
		0	ADCSE0	Analog to Digital Converter SE IN0	Input
		1	-	-	-
		2	-	-	-
	19	3	GPIO19	General purpose I/O	I/O
		4	UART2CTS	UART2 Clear to Send (CTS) input	Input
C3		5	UART3CTS	UART3 Clear to Send (CTS) input	Input
		6	CT19	Timer/counter 19	Output
		7	NCE19	IOMSTR N Chip Select 19	Output
		8	-	-	-
		9	I2S1_SDIN	I2S1 Data input	Input
		10	-	-	-
		11	FPIO19	Fast PIO	-
-		0	SWDCK	Software debug clock Input	Input
		1	TRIG1	ADC trigger input	Input
		2	-	-	-
		3	GPIO20	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
КЗ	20	5	UART1TX	UART1 transmit output	Output
		6	CT20	Timer/counter 20	Output
		7	NCE20	IOMSTR N Chip Select 20	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO20	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	SWDIO	Software data I/O	Bidirectional 3-state
		1	TRIG2	ADC trigger input	Input
		2	-	-	-
		3	GPIO21	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
J3	21	5	UART3TX	UART3 transmit output	Output
		6	CT21	Timer/counter 21	Output
		7	NCE21	IOMSTR N Chip Select 21	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO21	Fast PIO	-
		0	M7SCL	I ² C Master 7 Clk	Bidirectional Open Drain
		1	M7SCK	SPI Master 7 Clk	Output
		2	SWO	Serial Wire Debug	Output
	22	3	GPIO22	General purpose I/O	I/O
		4	UARTORX	UART0 receive input	Input
F3		5	UART1RX	UART1 receive input	Input
		6	CT22	Timer/counter 22	Output
		7	NCE22	IOMSTR N Chip Select 22	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO22	Fast PIO	-
		0	M7SDAWIR3	I ² C Master 7 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
		1	M7MOSI	SPI Master 7 data out	Output
		2	SWO	Serial Wire Debug	Output
		3	GPIO23	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
F2	23	5	UART3RX	UART3 receive input	Input
		6	CT23	Timer/counter 23	Output
		7	NCE23	IOMSTR N Chip Select 23	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO23	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	M7MISO	SPI Master 7 data in	Input
		1	TRIG3	ADC trigger input	Input
		2	SWO	Serial Wire Debug	Output
		3	GPIO24	General purpose I/O	I/O
		4	UART0RTS	UART0 Request to Send (RTS)	Output
E2	24	5	UART1RTS	UART1 Request to Send (RTS)	Output
		6	CT24	Timer/counter 24	Output
		7	NCE24	IOMSTR N Chip Select 24	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO24	Fast PIO	-
		0	M2SCL	I ² C Master 2 clock	Open Drain Output
		1	M2SCK	SPI Master 2 clock	Output
		2	-	-	-
	25	3	GPIO25	General purpose I/O	I/O
		4	-	-	-
K4		5	-	-	-
		6	CT25	Timer/counter 25	Output
		7	NCE25	IOMSTR N Chip Select 25	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO25	Fast PIO	-
		0	M2SDAWIR3	I ² C Master 2 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
		1	M2MOSI	SPI Master 2 output data	Output
		2	-	-	-
		3	GPIO26	General purpose I/O	I/O
		4	-	-	-
L4	26	5	-	-	-
		6	CT26	Timer/counter 26	Output
		7	NCE26	IOMSTR N Chip Select 26	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO26	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	M2MISO	SPI Master 2 input data	Input
		1	TRIG0	ADC trigger input	Input
		2	-	-	-
		3	GPIO27	General purpose I/O	I/O
		4	-	-	-
M4	27	5	-	-	-
		6	CT27	Timer/counter 27	Output
		7	NCE27	IOMSTR N Chip Select 27	Output
		8	-	-	-
		9	I2S0_SDIN	I2S0 Data input	Input
		10	-	-	-
		11	FPIO27	Fast PIO	-
		0	SWO	Serial Wire Debug	Output
		1	VCMPO	Output of the voltage comparator signal	-
	28	2	I2S0_CLK	I2S0 Bit clock	Input
		3	GPIO28	General purpose I/O	I/O
		4	UART2CTS	UART2 Clear to Send (CTS) input	Input
E3		5	-	-	-
		6	CT28	Timer/counter 28	Output
		7	NCE28	IOMSTR N Chip Select 28	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO28	Fast PIO	-
		0	TRIG0	ADC trigger input	Input
		1	VCMPO	Output of the voltage comparator signal	-
		2	I2S0_DATA	I2S0 Data	Bidirectional
		3	GPIO29	General purpose I/O	I/O
		4	UART1CTS	UART1 Clear to Send (CTS) input	Input
F4	29	5	-	-	-
		6	СТ29	Timer/counter 29	Output
		7	NCE29	IOMSTR N Chip Select 29	Output
		8	-	-	-
		9	I2S0_SDOUT	I2S0 Data output	Output
		10	-	-	-
		11	FPIO29	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	TRIG1	ADC trigger input	Input
		1	VCMPO	Output of the voltage comparator signal	-
		2	12S0_WS	I2S0 L/R clock	Input
		3	GPIO30	General purpose I/O	I/O
		4	UARTOTX	UART0 transmit output	Output
G4	30	5	-	-	-
		6	CT30	Timer/counter 30	Output
		7	NCE30	IOMSTR N Chip Select 30	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO30	Fast PIO	-
		0	M3SCL	I ² C Master 3 clock	Open Drain Output
	-	1	M3SCK	SPI Master 3 clock	Output
	-	2	-	-	-
	31	3	GPIO31	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
M1		5	-	-	-
		6	CT31	Timer/counter 31	Output
		7	NCE31	IOMSTR N Chip Select 31	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
	-	10	-	-	-
	•	11	FPIO31	Fast PIO	-
		0	M3SDAWIR3	I ² C Master 3 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
		1	M3MOSI	SPI Master 3 output data	Output
		2	-	-	-
		3	GPIO32	General purpose I/O	I/O
		4	UART0RX	UART0 receive input	Input
L1	32	5	-	-	-
		6	CT32	Timer/counter 32	Output
		7	NCE32	IOMSTR N Chip Select 32	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO32	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	M3MISO	SPI Master 3 input data	Input
		1	CLKOUT	Oscillator output clock	Output
		2	-	-	-
		3	GPIO33	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
K1 33	33	5	-	-	-
		6	СТ33	Timer/counter 33	Output
		7	NCE33	IOMSTR N Chip Select 33	Output
		8	-	-	-
		9	DISP_TE	Display TE input	Input
		10	-	-	-
		11	FPIO33	Fast PIO	-
		0	M4SCL	l ² C Master 4 Clk	Output
		1	M4SCK	SPI Master 4 Clk	Output
		2	SWO	Serial Wire Debug	Output
		3	GPIO34	General purpose I/O	I/O
		4	UARTOTX	UART0 transmit output	Output
J1	34	5	-	-	-
		6	CT34	Timer/counter 34	Output
		7	NCE34	IOMSTR N Chip Select 34	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO34	Fast PIO	-
		0	M4SDAWIR3	I ² C Master 4 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
		1	M4MOSI	SPI Master 4 data out	Input
		2	SWO	Serial Wire Debug	Output
		3	GPIO35	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
H1	35	5	UART3TX	UART3 transmit output	Output
		6	CT35	Timer/counter 35	Output
		7	NCE35	IOMSTR N Chip Select 35	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO35	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	M4MISO	SPI Master 4 data in	Input
		1	TRIG0	ADC trigger input	Input
		2	SWO	Serial Wire Debug	Output
		3	GPIO36	General purpose I/O	I/O
		4	UARTORX	UART0 receive input	Input
G1	36	5	UART1RX	UART1 receive input	Input
		6	CT36	Timer/counter 36	Output
		7	NCE36	IOMSTR N Chip Select 36	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO36	Fast PIO	-
		0	MSPI0_10 / MSPI1_0	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG1	ADC trigger input	Input
		2	32KHzXT	32kHZ from analog	Output
	37	3	GPIO37	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
H11		5	DISP_D15	Display Data 15	Output
		6	CT37	Timer/counter 37	Output
		7	NCE37	IOMSTR N Chip Select 37	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO37	Fast PIO	-
		0	MSPI0_11 / MSPI1_1	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG2	ADC trigger input	Input
		2	SWTRACECLK	Serial Wire Debug Trace Clock	Output
		3	GPIO38	General purpose I/O	I/O
		4	UARTORTS	UART0 Request to Send (RTS)	Output
F12	38	5	DISP_D16	Display Data 16	Output
		6	CT38	Timer/counter 38	Output
		7	NCE38	IOMSTR N Chip Select 38	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO38	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI0_12 / MSPI1_2	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG3	ADC trigger input	Input
		2	SWTRACE0	Serial Wire Debug Trace Output 0	Output
		3	GPIO39	General purpose I/O	I/O
		4	UART2RTS	UART2 Request to Send (RTS)	Output
G11	G11 39	5	DISP_D17	Display Data 17	Output
GTT		6	CT39	Timer/counter 39	Output
		7	NCE39	IOMSTR N Chip Select 39	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO39	Fast PIO	-
		0	MSPI0_13 / MSPI1_3	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG1	ADC trigger input	Input
		2	SWTRACE1	Serial Wire Debug Trace Output 1	Output
		3	GPIO40	General purpose I/O	I/O
		4	UARTOCTS	UART0 Clear to Send (CTS)	Input
F13	40	5	DISP_D18	Display Data 18	Output
		6	CT40	Timer/counter 40	Output
		7	NCE40	IOMSTR N Chip Select 40	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO40	Fast PIO	-
		0	MSPI0_14 / MSPI1_4	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG0	ADC trigger input	Input
		2	SWTRACE2	Serial Wire Debug Trace Output 2	Output
		3	GPIO41	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
F11	41	5	DISP_D19	Display Data 19	Output
		6	CT41	Timer/counter 41	Output
		7	NCE41	IOMSTR N Chip Select 41	Output
		8	-	-	-
		9	SWO	Serial Wire Debug	Output
		10	-	-	-
		11	FPIO41	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI0_15 / MSPI1_5	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG2	ADC trigger input	Input
		2	SWTRACE3	Serial Wire Debug Trace Output 3	Output
		3	GPIO42	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
H12	42	5	DISP_D20	Display Data 20	Output
1112		6	CT42	Timer/counter 42	Output
		7	NCE42	IOMSTR N Chip Select 42	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO42	Fast PIO	-
-		0	MSPI0_16 / MSPI1_6	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG3	ADC trigger input	Input
		2	SWTRACECTL	Serial Wire Debug Trace Control	Output
		3	GPIO43	General purpose I/O	I/O
		4	UART0RX	UART0 receive input	Input
J11	43	5	DISP_D21	Display Data 21	Output
	-	6	CT43	Timer/counter 43	Output
		7	NCE43	IOMSTR N Chip Select 43	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO43	Fast PIO	-
		0	MSPI0_17 / MSPI1_7	MSPI Master 0/1 Interface Signal	I/O
		1	TRIG1	ADC trigger input	Input
		2	SWO	Serial Wire Debug	Output
		3	GPIO44	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
G12	44	5	DISP_D22	Display Data 22	Output
		6	CT44	Timer/counter 44	Output
		7	NCE44	IOMSTR N Chip Select 44	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO44	Fast PIO	-

Table 1: Pin List and Function Ta	ole
-----------------------------------	-----

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI0_18 / MSPI1_8	MSPI Master 0/1 Interface Signal	I/O
	-	1	TRIG2	ADC trigger input	Input
	-	2	32KHzXT	32kHZ from analog	Output
		3	GPIO45	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
D11	45	5	DISP_D23	Display Data 23	Output
511		6	CT45	Timer/counter 45	Output
		7	NCE45	IOMSTR N Chip Select 45	Output
		8	-	-	-
		9	-	-	-
	-	10	-	-	-
	-	11	FPIO45	Fast PIO	-
-		0	MSPI1_9	MSPI Master 1 Interface Signal	I/O
	-	1	TRIG3	ADC trigger input	Input
	-	2	CLKOUT_32M	32MHz Oscillator output clock	Output
	46	3	GPIO46	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
E11		5	UART3TX	UART3 transmit output	Output
		6	CT46	Timer/counter 46	Output
		7	NCE46	IOMSTR/MSPI N Chip Select 46	Output
		8	-	-	-
		9	I2S1_SDIN	I2S1 Data input	Input
		10	I2S0_SDIN	I2S0 Data input	Input
	-	11	FPIO46	Fast PIO	-
-		0	M5SCL	I ² C Master 5 Clk	Bidirectional Open Drain
	-	1	M5SCK	SPI Master 5 Clk	Output
	-	2	I2S1_CLK	I2S1 Bit clock	Input
	-	3	GPIO47	General purpose I/O	I/O
	-	4	UART0RX	UART0 receive input	Input
F1	47	5	UART1RX	UART1 receive input	Input
	-	6	CT47	Timer/counter 47	Output
		7	NCE47	IOMSTR N Chip Select 47	Output
		8	-	-	-
		9	-	-	-
		10	I2S0_CLK	I2S0 Bit clock	Input
		11	FPIO47	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	M5SDAWIR3	I ² C Master 5 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
		1	M5MOSI	SPI Master 5 data out	Output
		2	I2S1_DATA	I2S1 Data	Bidirectional
		3	GPIO48	General purpose I/O	I/O
	E1 48	4	UART2RX	UART2 receive input	Input
E1		5	UART3RX	UART3 receive input	Input
EI		6	CT48	Timer/counter 48	Output
		7	NCE48	IOMSTR N Chip Select 48	Output
		8	-	-	-
		9	I2S1_SDOUT	I2S1 Data output	Output
		10	I2S0_SDOUT	I2S0 Data output	Output
		11	FPIO48	Fast PIO	-
		0	M5MISO	SPI Master 5 data in	Input
		1	TRIG0	ADC trigger input	Input
		2	I2S1_WS	I2S1 L/R clock	Input
		3	GPIO49	General purpose I/O	I/O
		4	UARTORTS	UART0 Request to Send (RTS)	Output
D1	49	5	UART1RTS	UART1 Request to Send (RTS)	Output
		6	CT49	Timer/counter 49	Output
		7	NCE49	IOMSTR N Chip Select 49	Output
		8	-	-	-
		9	-	-	-
		10	12S0_WS	I2S0 L/R clock	Input
		11	FPIO49	Fast PIO	-
		0	PDM0_CLK	PDM0 Clock output	Output
		1	TRIG0	ADC trigger input	Input
		2	SWTRACECLK	Serial Wire Debug Trace Clock	Output
		3	GPIO50	General purpose I/O	I/O
		4	UART2RTS	UART2 Request to Send (RTS)	Output
A10	50	5	UART3RTS	UART3 Request to Send (RTS)	Output
		6	CT50	Timer/counter 50	Output
		7	NCE50	IOMSTR N Chip Select 50	Output
		8	-	-	-
		9	DISP_TE	Display TE input	Input
		10	-	-	-
		11	FPIO50	Fast PIO	-

A9         0         PDM0_DATA         PDM0 audio data input to chip         Input           1         TRIG1         ADC trigger input         Input           2         SWTRACE0         Serial Wire Debug Trace Output 0         Output           3         GPIO51         General purpose I/O         I/O           4         UART0CTS         UART0 Clear to Send (CTS)         Input           51         5         UART1CTS         UART1 Clear to Send (CTS) input         Input           6         CT51         Timer/counter 51         Output           7         NCE51         IOMSTR N Chip Select 51         Output           8         -         -         -           9         -         -         -           10         -         -         -		GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
A9       51       2       SWTRACE0       Serial Wire Debug Trace Output 0       Output         3       GPIO51       General purpose I/O       I/O         4       UART0CTS       UART0 Clear to Send (CTS)       Input         51       5       UART1CTS       UART1 Clear to Send (CTS) input       Input         6       CT51       Timer/counter 51       Output         7       NCE51       IOMSTR N Chip Select 51       Output         8       -       -       -         9       -       -       -			0	PDM0_DATA	PDM0 audio data input to chip	Input
A9       51       3       GPIO51       General purpose I/O       I/O         4       UART0CTS       UART0 Clear to Send (CTS)       Input         51       5       UART1CTS       UART1 Clear to Send (CTS) input       Input         6       CT51       Timer/counter 51       Output         7       NCE51       IOMSTR N Chip Select 51       Output         8       -       -       -         9       -       -       -		-	1	TRIG1	ADC trigger input	Input
A9       51 ⁴ ^{UART0CTS         ^{UART0 Clear to Send (CTS)         ^{Input         ^{Input} ^{Input          ^{Input} ^{Input          ^{Input} ^{Input          ^{Input} ^{Input} ^{Input          ^{Input}}}}}}}}			2	SWTRACE0	Serial Wire Debug Trace Output 0	Output
A9         51         5         UART1CTS         UART1 Clear to Send (CTS) input         Input           6         CT51         Timer/counter 51         Output           7         NCE51         IOMSTR N Chip Select 51         Output           8         -         -         -           9         -         -         -		-	3	GPIO51	General purpose I/O	I/O
6         CT51         Timer/counter 51         Output           7         NCE51         IOMSTR N Chip Select 51         Output           8         -         -         -           9         -         -         -	A9 5	-	4	UART0CTS	UART0 Clear to Send (CTS)	Input
7         NCE51         IOMSTR N Chip Select 51         Output           8         -         -         -           9         -         -         -		51	5	UART1CTS	UART1 Clear to Send (CTS) input	Input
8         -         -         -           9         -         -         -         -			6	CT51	Timer/counter 51	Output
9			7	NCE51	IOMSTR N Chip Select 51	Output
			8	-	-	-
10			9	-	-	-
			10	-	-	-
11 FPIO51 Fast PIO -			11	FPIO51	Fast PIO	-
0 PDM1_CLK PDM1 Clock output Output			0	PDM1_CLK	PDM1 Clock output	Output
1 TRIG2 ADC trigger input Input			1	TRIG2	ADC trigger input	Input
2 SWTRACE1 Serial Wire Debug Trace Output 1 Output			2	SWTRACE1	Serial Wire Debug Trace Output 1	Output
3 GPIO52 General purpose I/O I/O			3	GPIO52	General purpose I/O	I/O
4 UART2CTS UART2 Clear to Send (CTS) input Input		ľ	4	UART2CTS	UART2 Clear to Send (CTS) input	Input
B10 52 5 UART3CTS UART3 Clear to Send (CTS) input Input	B10	52	5	UART3CTS	UART3 Clear to Send (CTS) input	Input
6 CT52 Timer/counter 52 Output			6	CT52	Timer/counter 52	Output
7 NCE52 IOMSTR/MSPI N Chip Select 52 Output			7	NCE52	IOMSTR/MSPI N Chip Select 52	Output
8			8	-	-	-
9 VCMPO Output of the voltage comparator signal -			9	VCMPO	Output of the voltage comparator signal	-
10			10	-	-	-
11 FPIO52 Fast PIO -		-	11	FPIO52	Fast PIO	-
0 PDM1_DATA PDM1 audio data input to chip Input			0	PDM1_DATA	PDM1 audio data input to chip	Input
1 TRIG3 ADC trigger input Input		-	1	TRIG3	ADC trigger input	Input
2 SWTRACE2 Serial Wire Debug Trace Output 2 Output		-	2	SWTRACE2	Serial Wire Debug Trace Output 2	Output
3 GPI053 General purpose I/O I/O		-	3	GPIO53	General purpose I/O	I/O
4 UART0TX UART0 transmit output Output		-	4	UART0TX	UART0 transmit output	Output
B9 53 5 UART1TX UART1 transmit output Output	В9	53	5	UART1TX	UART1 transmit output	Output
6 CT53 Timer/counter 53 Output		-	6	CT53	Timer/counter 53	Output
7 NCE53 IOMSTR N Chip Select 53 Output		-	7	NCE53	IOMSTR N Chip Select 53	Output
8		-	8	-	-	-
9		-	9	-	-	-
10		-	10	-	-	-
11 FPIO53 Fast PIO -		-	11	FPIO53	Fast PIO	-

Table '	1: Pin	List and	Function	Table
---------	--------	----------	----------	-------

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	PDM2_CLK	PDM2 Clock output	Output
		1	TRIG0	ADC trigger input	Input
		2	SWTRACE3	Serial Wire Debug Trace Output 3	Output
		3	GPIO54	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
C10	54	5	UART3TX	UART3 transmit output	Output
010		6	CT54	Timer/counter 54	Output
		7	NCE54	IOMSTR N Chip Select 54	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO54	Fast PIO	-
		0	PDM2_DATA	PDM2 audio data input to chip	Input
		1	TRIG1	ADC trigger input	Input
		2	SWTRACECTL	Serial Wire Debug Trace Control	Output
		3	GPIO55	General purpose I/O	I/O
		4	UART0RX	UART0 receive input	Input
C9	55	5	UART1RX	UART1 receive input	Input
		6	CT55	Timer/counter 55	Output
		7	NCE55	IOMSTR N Chip Select 55	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO55	Fast PIO	-
		0	PDM3_CLK	PDM3 Clock output	Output
		1	TRIG2	ADC trigger input	Input
		2	SWO	Serial Wire Debug	Output
		3	GPIO56	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
D10	56	5	UART3RX	UART3 receive input	Input
		6	CT56	Timer/counter 56	Output
		7	NCE56	IOMSTR/MSPI N Chip Select 56	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO56	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	PDM3_DATA	PDM3 audio data input to chip	Input
		1	TRIG3	ADC trigger input	Input
		2	SWO	Serial Wire Debug	Output
		3	GPIO57	General purpose I/O	I/O
		4	UART0RTS	UART0 Request to Send (RTS)	Output
D9	57	5	UART1RTS	UART1 Request to Send (RTS)	Output
D9		6	CT57	Timer/counter 57	Output
		7	NCE57	IOMSTR/MSPI N Chip Select 57	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO57	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	-	-	-
		3	GPIO58	General purpose I/O	I/O
		4	UARTORTS	UART0 Request to Send (RTS)	Output
J7	58	5	UART3RTS	UART3 Request to Send (RTS)	Output
		6	CT58	Timer/counter 58	Output
		7	NCE58	IOMSTR N Chip Select 58	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO58	Fast PIO	-
		0	-	-	-
		1	TRIG0	ADC trigger input	Input
		2	-	-	-
		3	GPIO59	General purpose I/O	I/O
		4	UARTOCTS	UART0 Clear to Send (CTS)	Input
J8	59	5	UART1CTS	UART1 Clear to Send (CTS) input	Input
		6	CT59	Timer/counter 59	Output
		7	NCE59	IOMSTR N Chip Select 59	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO59	Fast PIO	-

Table '	1: Pin	List and	Function	Table
---------	--------	----------	----------	-------

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
K8	60	0	-	-	-
		1	TRIG1	ADC trigger input	Input
		2	-	-	-
		3	GPIO60	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
		5	UART3CTS	UART3 Clear to Send (CTS) input	Input
		6	CT60	Timer/counter 60	Output
		7	NCE60	IOMSTR/MSPI N Chip Select 60	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO60	Fast PIO	-
К5	61	0	M6SCL	I ² C Master 6 Clk	Bidirectional Open Drain
		1	M6SCK	SPI Master 6 Clk	Output
		2	I2S1_CLK	I2S1 Bit clock	Input
		3	GPIO61	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
		5	UART3TX	UART3 transmit output	Output
		6	CT61	Timer/counter 61	Output
		7	NCE61	IOMSTR N Chip Select 61	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO61	Fast PIO	-
	62	0	M6SDAWIR3	I ² C Master 6 I/O data (I ² C) 3 Wire data (SPI)	Bidirectional Open Drain
L5		1	M6MOSI	SPI Master 6 data out	Output
		2	I2S1_DATA	I2S1 Data	Bidirectional
		3	GPIO62	General purpose I/O	I/O
		4	UARTORX	UART0 receive input	Input
		5	UART1RX	UART1 receive input	Input
		6	CT62	Timer/counter 62	Output
		7	NCE62	IOMSTR N Chip Select 62	Output
		8	-	-	-
		9	I2S1_SDOUT	I2S1 Data output	Output
		10	-	-	-
		11	FPIO62	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
M5	63	0	M6MISO	SPI Master 6 data in	Input
		1	CLKOUT	Oscillator output clock	Output
		2	I2S1_WS	I2S1 L/R clock	Input
		3	GPIO63	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
		5	UART3RX	UART3 receive input	Input
		6	CT63	Timer/counter 63	Output
		7	NCE63	IOMSTR N Chip Select 63	Output
		8	-	-	-
		9	DISP_TE	Display TE input	Input
		10	-	-	-
		11	FPIO63	Fast PIO	-
	64	0	MSPI0_0	MSPI Master 0 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	SWO	Serial Wire Debug	Output
		3	GPIO64	General purpose I/O	I/O
		4	UARTORTS	UART0 Request to Send (RTS)	Output
B6		5	DISP_D0	Display Data 0	Output
		6	CT64	Timer/counter 64	Output
		7	NCE64	IOMSTR N Chip Select 64	Output
		8	-	-	-
		9	I2S1_SDIN	I2S1 Data input	Input
		10	-	-	-
		11	FPIO64	Fast PIO	-
A7	65	0	MSPI0_1	MSPI Master 0 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	SWO	Serial Wire Debug	Output
		3	GPIO65	General purpose I/O	I/O
		4	UART0CTS	UART0 Clear to Send (CTS)	Input
		5	DISP_D1	Display Data 1	Output
		6	CT65	Timer/counter 65	Output
		7	NCE65	IOMSTR N Chip Select 65	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO65	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI0_2	MSPI Master 0 Interface Signal	I/O
		1	CLKOUT	Oscillator output clock	Output
		2	SWO	Serial Wire Debug	Output
		3	GPIO66	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
A8	66	5	DISP_D2	Display Data 2	Output
		6	CT66	Timer/counter 66	Output
		7	NCE66	IOMSTR N Chip Select 66	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO66	Fast PIO	-
-		0	MSPI0_3	MSPI Master 0 Interface Signal	I/O
		1	CLKOUT	Oscillator output clock	Output
		2	SWO	Serial Wire Debug	Output
	67	3	GPIO67	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
C6		5	DISP_D3	Display Data 3	Output
		6	CT67	Timer/counter 67	Output
		7	NCE67	IOMSTR N Chip Select 67	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO67	Fast PIO	-
-		0	MSPI0_4	MSPI Master 0 Interface Signal	I/O
		1	SWO	Serial Wire Debug	Output
		2	-	-	-
		3	GPIO68	General purpose I/O	I/O
		4	UART0RX	UART0 receive input	Input
B7	68	5	DISP_D4	Display Data 4	Output
		6	CT68	Timer/counter 68	Output
		7	NCE68	IOMSTR N Chip Select 68	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO68	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI0_5	MSPI Master 0 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	SWO	Serial Wire Debug	Output
		3	GPIO69	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
B8	69	5	DISP_D5	Display Data 5	Output
		6	CT69	Timer/counter 69	Output
		7	NCE69	IOMSTR N Chip Select 69	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO69	Fast PIO	-
		0	MSPI0_6	MSPI Master 0 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	SWTRACE0	Serial Wire Debug Trace Output 0	Output
	70	3	GPIO70	General purpose I/O	I/O
		4	UARTORTS	UART0 Request to Send (RTS)	Output
C5		5	DISP_D6	Display Data 6	Output
		6	CT70	Timer/counter 70	Output
		7	NCE70	IOMSTR N Chip Select 70	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO70	Fast PIO	-
		0	MSPI0_7	MSPI Master 0 Interface Signal	I/O
		1	CLKOUT	Oscillator output clock	Output
		2	SWTRACE1	Serial Wire Debug Trace Output 1	Output
		3	GPIO71	General purpose I/O	I/O
		4	UART0CTS	UART0 Clear to Send (CTS)	Input
C7	71	5	DISP_D7	Display Data 7	Output
		6	CT71	Timer/counter 71	Output
		7	NCE71	IOMSTR N Chip Select 71	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO71	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI0_8	MSPI Master 0 Interface Signal	I/O
		1	CLKOUT	Oscillator output clock	Output
		2	SWTRACE2	Serial Wire Debug Trace Output 2	Output
		3	GPIO72	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
C8	72	5	DISP_D8	Display Data 8	Output
		6	CT72	Timer/counter 72	Output
		7	NCE72	IOMSTR N Chip Select 72	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO72	Fast PIO	-
		0	MSPI0_9	MSPI Master 0 Interface Signal	I/O
		1	-	-	-
		2	SWTRACE3	Serial Wire Debug Trace Output 3	Output
	73	3	GPIO73	General purpose I/O	I/O
		4	UART2TX	UART2 transmit output	Output
D8		5	DISP_D9	Display Data 9	Output
		6	CT73	Timer/counter 73	Output
		7	NCE73	IOMSTR/MSPI N Chip Select 73	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO73	Fast PIO	-
		0	MSPI2_0	MSPI Master 2 Interface Signal	I/O
		1	DISP_QSPI_D0_OUT	Display SPI Data0	Output
		2	DISP_QSPI_D0	Display SPI Data0	Bidirectional
		3	GPIO74	General purpose I/O	I/O
		4	UARTORX	UART0 receive input	Input
J12	74	5	DISP_D10	Display Data 10	Output
		6	CT74	Timer/counter 74	Output
		7	NCE74	IOMSTR N Chip Select 74	Output
		8	-	-	-
		9	DISP_SPI_SD	Display SPI Data Out	Bidirectional
		10	DISP_SPI_SDO	Display SPI Data Out	Output
		11	FPIO74	Fast PIO	-

Table 1	l: Pin	List and	Function	Table
---------	--------	----------	----------	-------

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI2_1	MSPI Master 2 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	DISP_QSPI_D1	Display SPI Data1	Output
		3	GPIO75	General purpose I/O	I/O
		4	UART2RX	UART2 receive input	Input
K12	75	5	DISP_D11	Display Data 11	Output
		6	CT75	Timer/counter 75	Output
		7	NCE75	IOMSTR N Chip Select 75	Output
		8	-	-	-
		9	DISP_SPI_DCX	Display SPI DCx	Output
		10	-	-	-
		11	FPIO75	Fast PIO	-
		0	MSPI2_2	MSPI Master 2 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	DISP_QSPI_D2	Display SPI Data2	Output
	76	3	GPIO76	General purpose I/O	I/O
		4	UARTORTS	UART0 Request to Send (RTS)	Output
L12		5	DISP_D12	Display Data 12	Output
		6	CT76	Timer/counter 76	Output
		7	NCE76	IOMSTR N Chip Select 76	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO76	Fast PIO	-
		0	MSPI2_3	MSPI Master 2 Interface Signal	I/O
		1	-	-	-
		2	DISP_QSPI_D3	Display SPI Data3	Output
		3	GPIO77	General purpose I/O	I/O
		4	UARTOCTS	UART0 Clear to Send (CTS)	Input
K11	77	5	DISP_D13	Display Data 13	Output
		6	CT77	Timer/counter 77	Output
		7	NCE77	IOMSTR N Chip Select 77	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO77	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI2_4	MSPI Master 2 Interface Signal	I/O
		1	-	-	-
		2	DISP_QSPI_SCK	Display SPI CLK	Output
		3	GPIO78	General purpose I/O	I/O
		4	UART0TX	UART0 transmit output	Output
L11	78	5	DISP_D14	Display Data 14	Output
		6	CT78	Timer/counter 78	Output
		7	NCE78	IOMSTR N Chip Select 78	Output
		8	-	-	-
		9	DISP_SPI_SCK	Display SPI Clock	Output
		10	-	-	-
		11	FPIO78	Fast PIO	-
-		0	MSPI2_5	MSPI Master 2 Interface Signal	I/O
		1	-	-	-
		2	SDIF_DAT4	SD/SDIO/MMC Data4 pin	I/O
	79	3	GPIO79	General purpose I/O	I/O
		4	SWO	Serial Wire Debug	Output
M11		5	DISP_VS	Display RGB VSYNC	Output
		6	CT79	Timer/counter 79	Output
		7	NCE79	IOMSTR N Chip Select 79	Output
		8	-	-	-
		9	DISP_SPI_SDI	Display SPI Data IN	input
		10	-	-	-
		11	FPIO79	Fast PIO	-
		0	MSPI2_6	MSPI Master 2 Interface Signal	I/O
		1	CLKOUT	Oscillator output clock	Output
		2	SDIF_DAT5	SD/SDIO/MMC Data5 pin	I/O
		3	GPIO80	General purpose I/O	I/O
		4	SWTRACE0	Serial Wire Debug Trace Output 0	Output
K10	80	5	DISP_HS	Display RGB HSYNC	Output
		6	CT80	Timer/counter 80	Output
		7	NCE80	IOMSTR N Chip Select 80	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO80	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI2_7	MSPI Master 2 Interface Signal	I/O
		1	CLKOUT	Oscillator output clock	Output
		2	SDIF_DAT6	SD/SDIO/MMC Data6 pin	I/O
		3	GPIO81	General purpose I/O	I/O
		4	SWTRACE1	Serial Wire Debug Trace Output 1	Output
L10	81	5	DISP_DE	Display RGB Data Enable	Output
		6	CT81	Timer/counter 81	Output
		7	NCE81	IOMSTR N Chip Select 81	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO81	Fast PIO	-
		0	MSPI2_8	MSPI Master 2 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	SDIF_DAT7	SD/SDIO/MMC Data7 pin	I/O
	82	3	GPIO82	General purpose I/O	I/O
		4	SWTRACE2	Serial Wire Debug Trace Output 2	Output
L9		5	DISP_PCLK	Display RGB Pixel Clock	Output
		6	CT82	Timer/counter 82	Output
		7	NCE82	IOMSTR N Chip Select 82	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO82	Fast PIO	-
		0	MSPI2_9	MSPI Master 2 Interface Signal	I/O
		1	32KHzXT	32kHZ from analog	Output
		2	SDIF_CMD	SD1/SD4/MMC Command pin	I/O
		3	GPIO83	General purpose I/O	I/O
		4	SWTRACE3	Serial Wire Debug Trace Output 3	Output
К9	83	5	DISP_SD	Display RGB Shutdown	Output
		6	CT83	Timer/counter 83	Output
		7	NCE83	IOMSTR/MSPI N Chip Select 83	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
1			FPIO83	Fast PIO	

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	-	-	-
		1	-	-	-
		2	SDIF_DAT0	SD/SDIO/MMC Data0 pin	I/O
		3	GPIO84	General purpose I/O	I/O
		4	-	-	-
J9	84	5	-	-	-
		6	CT84	Timer/counter 84	Output
		7	NCE84	IOMSTR/MSPI N Chip Select 84	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO84	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	SDIF_DAT1	SD/SDIO/MMC Data1 pin	I/O
	85	3	GPIO85	General purpose I/O	I/O
		4	-	-	-
H9		5	-	-	-
		6	CT85	Timer/counter 85	Output
		7	NCE85	IOMSTR/MSPI N Chip Select 85	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO85	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	SDIF_DAT2	SD/SDIO/MMC Data2 pin	I/O
		3	GPIO86	General purpose I/O	I/O
		4	-	-	-
G10	86	5	-	-	-
		6	CT86	Timer/counter 86	Output
		7	NCE86	IOMSTR/MSPI N Chip Select 86	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO86	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	-	-	-
		1	-	-	-
		2	SDIF_DAT3	SD/SDIO/MMC Data3 pin	I/O
		3	GPIO87	General purpose I/O	I/O
		4	-	-	-
G9	87	5	-	-	-
		6	CT87	Timer/counter 87	Output
		7	NCE87	IOMSTR N Chip Select 87	Output
		8	-	-	-
		9	DISP_TE	Display TE input	Input
		10	-	-	-
		11	FPIO87	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	SDIF_CLKOUT	SD/SDIO/MMC Clock to Card (CLK)	Output
	88	3	GPIO88	General purpose I/O	I/O
		4	-	-	-
F9		5	-	-	-
		6	CT88	Timer/counter 88	Output
		7	NCE88	IOMSTR N Chip Select 88	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO88	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	-	-	-
		3	GPIO89	General purpose I/O	I/O
		4	-	-	-
F10	89	5	DISP_CM	Display RGB Color Mode	Output
		6	CT89	Timer/counter 89	Output
		7	NCE89	IOMSTR Chip Select 89	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO89	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	-		-
		1	-	-	-
		2	-		-
		3	GPIO90	General purpose I/O	I/O
		4	-		-
C11	90	5	-		-
		6	СТ90	Timer/counter 89	Output
		7	NCE90	-	-
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO90	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	-	-	-
	91	3	GPIO91	General purpose I/O	I/O
		4	-	-	-
E10		5	-	-	-
		6	CT91	Timer/counter 89	Output
		7	NCE91	IOMSTR/MSPI N Chip Select 91	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO91	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	-	-	-
		3	GPIO92	General purpose I/O	I/O
		4	-	-	-
E9	92	5	-	-	-
		6	CT92	Timer/counter 89	Output
		7	NCE92	IOMSTR N Chip Select 92	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO92	Fast PIO	-

Table 1	Pin	List	and	Function	Table
---------	-----	------	-----	----------	-------

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	MSPI2_9	MSPI Master 2 Interface Signal	I/O
		1	-	-	-
		2	-	-	-
		3	GPIO93	General purpose I/O	I/O
		4	-	-	-
H10	93	5	-	-	-
		6	CT93	Timer/counter 89	Output
		7	NCE93	IOMSTR/MSPI N Chip Select 93	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO93	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	-	-	-
	94	3	GPIO94	General purpose I/O	I/O
		4	-	-	-
J6		5	-	-	-
		6	CT94	Timer/counter 89	Output
		7	NCE94	IOMSTR N Chip Select 94	Output
		8	-	-	-
		9	VCMPO	Output of the voltage comparator signal	-
		10	-	-	-
		11	FPIO94	Fast PIO	-
		0	-	-	-
		1	-	-	-
		2	-	-	-
		3	GPIO95	General purpose I/O	I/O
		4	-	-	-
J5	95	5	-	-	-
		6	CT95	Timer/counter 89	Output
		7	NCE95	IOMSTR N Chip Select 95	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO95	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	-	-	-
	96	1	-	-	-
		2	-	-	-
		3	GPIO96	General purpose I/O	I/O
		4	-	-	-
H5		5	-	-	-
		6	СТ96	Timer/counter 89	Output
		7	NCE96	IOMSTR N Chip Select 96	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO96	Fast PIO	-
		0	-	-	-
		1	-	-	-
	97	2	-	-	-
		3	GPIO97	General purpose I/O	I/O
		4	-	-	-
G5		5	-	-	-
		6	CT97	Timer/counter 89	Output
		7	NCE97	IOMSTR N Chip Select 97	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO97	Fast PIO	-
	98	0	-	-	-
		1	-	-	-
		2	-	-	-
		3	GPIO98	General purpose I/O	I/O
		4	-	-	-
H4		5	-	-	-
		6	CT98	Timer/counter 89	Output
		7	NCE98	IOMSTR N Chip Select 98	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO98	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	-	-	-
	99	1	-	-	-
		2	-	-	-
		3	GPIO99	General purpose I/O	I/O
		4	-	-	-
J4		5	-	-	-
		6	СТ99	Timer/counter 89	Output
		7	NCE99	IOMSTR N Chip Select 99	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO99	Fast PIO	-
		0	-	-	-
		1	-	-	-
	100	2	-	-	-
		3	GPIO100	General purpose I/O	I/O
		4	-	-	-
G3		5	-	-	-
		6	CT100	Timer/counter 89	Output
		7	NCE100	IOMSTR N Chip Select 100	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO100	Fast PIO	-
-	101	0	-	-	-
		1	-	-	-
		2	-	-	-
		3	GPIO101	General purpose I/O	I/O
		4	-	-	-
H3		5	-	-	-
		6	CT101	Timer/counter 89	Output
		7	NCE101	IOMSTR N Chip Select 101	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO101	Fast PIO	-

BGA PIN	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
		0	-	-	-
	102	1	-	-	-
		2	-	-	-
		3	GPIO102	General purpose I/O	I/O
		4	-	-	-
G2		5	-	-	-
		6	CT102	Timer/counter 89	Output
		7	NCE102	IOMSTR N Chip Select 102	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO102	Fast PIO	-
		0	-	-	-
		1	-	-	-
	103	2	-	-	-
		3	GPIO103	General purpose I/O	I/O
		4	-	-	-
H2		5	-	-	-
		6	CT103	Timer/counter 89	Output
		7	NCE103	IOMSTR N Chip Select 103	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO103	Fast PIO	-
-	104	0	-	-	-
		1	-	-	-
		2	-	-	-
		3	GPIO104	General purpose I/O	I/O
		4	-	-	-
J2		5	-	-	-
		6	CT104	Timer/counter 89	Output
		7	NCE104	IOMSTR N Chip Select 104	Output
		8	-	-	-
		9	-	-	-
		10	-	-	-
		11	FPIO104	Fast PIO	-

## **Blank Page**






Figure 2. Apollo4 Plus SoC Block Diagram

The Apollo4 Plus SoC is an ultra-low power, highly integrated mixed-signal SoC designed for batterypowered devices. The SoC provides a significant enhancement in processing capability and highly integrated power management and audio capabilities to the Apollo SoC product family. The Apollo4 Plus SoC brings the powerful Arm Cortex-M4 processor with Floating Point Unit coupled with the world's lowest power audio and communications processing. The Apollo4 Plus SoC takes Ambiq's patented Subthreshold Power Optimized Technology (SPOT) Platform to a whole new level of compute power efficiency, setting new industry benchmarks in low power design and high efficiency portable computing.

## 2.1 Features

#### Ultra-low supply current:

- 4 µA/MHz active mode current
- Low-power sleep and deep sleep modes with selectable levels of RAM/cache retention

#### High-performance Arm Cortex-M4F processor:

- 96/192 MHz operating modes
- Floating Point Unit
- Memory Protection Unit
- Wake-up interrupt controller for all interrupts
- Secure boot

#### Ultra-low power Memory:

- Up to 2.75 MB of low leakage / low power RAM for code/data
- 64 kB 2-way Associative/Direct-Mapped Cache per core
- 384 kB (Arm M4) Tightly Coupled RAM
- 384 kB Extended RAM
- Up to 2 MB of non-volatile memory (NVM) for code/data

#### Ultra-low power interface for off-chip sensors:

- 8-bit, 10-bit and 12-bit ADC modes
- 11 selectable input channels available
- Voltage Comparator
- Temperature sensor with ±3°C accuracy

#### Flexible serial peripherals:

- 2x QSPI / OSPI; 1x QSPI / OSPI / HexSPI
- 8x I²C / SPI masters for peripheral communication
- I²C / SPI slave for host communications
- 4x UART modules with 32-location TX and RX FIFOs
- USB 2.0 Full Speed device controller
- SDIO (SD3.0) / eMMC (v4.51)

#### Display:

- LCD Controller
- MIPI DSI 1.2 with 2 data lanes up to 500 Mbps
- Up to 1024 x 1024 resolution¹
- 4 layers with full alpha blending
- Frame buffer decompression

^{1.} Ignoring frame-rate, the Display Controller can support up to 1024 x 1024 resolution. The resulting frame rate at any particular resolution depends upon display interface speed, bus-fabric bandwidth and complexity of the graphics assets and related operations.

## Graphics:

- 2D/2.5D graphics accelerator
- Rasterizer
- Full Alpha Blending
- Texture Mapping
- Extended GPU bandwidth
- Anti-Aliasing hardware acceleration
- Dithering support
- Low-level vector graphics processing

#### Audio processing:

- Stereo low-power analog microphones
- 4x stereo digital microphones
- 2x full duplex I²S ports with ASRC
- Digital filtering
- Ultra low power voice and keyword detect

#### Rich set of clock sources:

- 32.768 kHz XTAL oscillator
- 32 MHz XTAL oscillator
- Low frequency RC oscillator 900 Hz
- 2x high frequency RC oscillators 192/384 MHz
- RTC based on Ambiq's AM08X5/18X5 families

### Power Management:

- Operating Voltage: 1.71 2.2 V
- SIMO DC-DC buck converter
- Multiple I/O voltages supported

#### **Operating Temperature Range:**

-20°C to 60°C

## 2.2 Functional Overview

The ultra-low power Apollo4 Plus SoC, shown in Figure 4, is an ideal solution for battery-powered applications supporting mid-tier to high-end wearables and IoT products. In a typical system, the device serves as an applications processor with a fully integrated audio subsystem. The SoC includes an extensive set of digital and analog peripheral interfaces with integrated ADCs and digital sensor processing using the integrated serial master ports. The Cortex-M4 core with Floating Point Unit (referred to throughout this document as "M4", "M4 Core" or "Cortex-M4") integrated in the Apollo4 Plus SoC is capable of running complex data analysis, sensor fusion algorithms to process the sensor data and orchestrate complex audio processing signal flows. The Cortex-M4 core leverages the broad development and support ecosystem to accelerate time-to-market for application and product deployment.

In other configurations, a host processor can communicate with the Apollo4 Plus SoC over its serial slave port using the SPI or I²C protocol. With unprecedented energy efficiency for sensor conversion, audio processing and data analysis, the SoC enables months and years of battery life for products only achieving days or months of battery life today. Similarly, the SoC enables the use of significantly complex algorithmic processing due to its industry leading low active mode power. By using the Apollo4 Plus SoC, uncompromised user experience with truly always on sensor and audio processing is brought to life.

The Apollo4 Plus SoC provides support for various operating modes to maximize energy efficiency depending on the workload demand. For extremely power sensitive workloads, the SoC supports low power operating modes leveraging Ambiq's patented SPOT technology to achieve industry leading energy efficiency. For timing critical or higher MIPS workloads, the SoC supports high performance operating modes through Ambiq's TurboSPOTTM technology. The TurboSPOT technology enables high performance while still maintaining extremely high energy efficiency operation. The SoC also supports secure boot using Ambiq's SecureSPOTTM technology enabling applications to establish and maintain a root of trust from boot to execution.

A rich set of sensor peripherals enable the monitoring of several sensors. An integrated temperature sensor enables the measurement of ambient temperature. A scalable ultra-low power Successive Approximation Register (SAR) Analog-to-Digital Converter (ADC) monitors the temperature sensor, several internal voltages, and up to eight external sensor signals. The General Purpose ADC is uniquely tuned for minimum power with a configurable measurement mode that does not require MCU intervention. In addition to integrated analog sensor peripherals, I²C/SPI master ports and/or UART ports enables the SoC to communicate with external sensors that have digital outputs.

The Apollo4 Plus SoC integrates an audio subsystem supporting four stereo PDM microphones, a pair of stereo Low Power Analog microphones, two I²S master/slave ports and ASRC support.

For higher bandwidth peripherals, the SoC supports three Multi-bit SPI (MSPI) controllers for 1-bit, 2-bit, 4bit (QuadSPI) and 8-bit (OctalSPI) data with one MSPI controller capable of up to 16-bit data (three MSPI controllers total).

The SoC also includes a set of timing peripherals and an RTC which is based on Ambiq's AM08XX and AM18XX Real-Time Clock (RTC) families. The general purpose Timer/Counter Module (TIMER), 32-bit System Timer (STIMER), and the RTC may be driven independently by one of three different clock sources: a low frequency RC oscillator, a high frequency RC oscillator, a high frequency crystal (XTAL) oscillator and a 32.768 kHz crystal (XTAL) oscillator. These clock sources use the proprietary advanced calibration techniques developed for the AM08XX and AM18XX products that achieve XTAL-like accuracy with RC-like power.

Additionally, the Apollo4 Plus SoC includes clock reliability functions first offered in the AM08XX and AM18XX products. For example, the RTC can automatically switch from an XTAL source to an RC source in the event of an XTAL failure. the SoC supports highly optimized PWM pattern generation for complex, efficient stepper motor control operation. Up to 8 independent motors can be controlled from the SoC supporting several different operating modes.

To facilitate development and debug, the Apollo4 Plus SoC is supported by a complete suite of standard software development tools. Ambig provides drivers for all peripherals along with basic application code to shorten development time. The debug functions are accessible via Serial Wire Debugger (SWD).

# 3. MCU Core




Figure 3. Apollo4 Plus SoC Core Block Diagram

Please refer to the MCUCTRL, PWRCTRL, CPU, ITM and other registers applicable to this chapter in the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

## 3.1 Functional Overview

As can be seen in Figure 3, at the center of the Apollo4 Plus SoC is a 32-bit Arm Cortex-M4 (CM4) core with the floating point option. This 3-stage pipeline implementation of the Arm v7-M architecture offers highly efficient processing in a very low power design. The Arm M DAP enables debugging access via a Serial Wire Interface from outside of the SoC which allows access to all of the memory and peripheral devices of the SoC.

The M4 core offers some other advantages including:

• Single 4 GB memory architecture with all Peripherals being memory-mapped

- Low-Power Consumption Modes:
  - Active
  - Sleep
  - Deep-Sleep
  - Power-Off
- Interrupts and Events
  - NVIC interrupt controller
  - WIC Wake-Up Interrupt Controller
  - Sleep-on-Exit (reduces interrupt overhead, used in an ISR SW structure)
  - WFI (enter sleep modes, wait for interrupts)

The Cortex-M4 processor supports the ARMv7 Protected Memory System Architecture (PMSA) that provides programmable support for memory protection using a number of software controllable regions. Memory regions can be programmed to generate faults when accessed inappropriately by unprivileged software reducing the scope of incorrectly written application code. The architecture includes fault status registers to allow an exception handler to determine the source of the fault and to apply corrective action or notify the system.

Reference the "Arm Cortex-M4 Processor Technical Reference Manual" for more details.

The following sections provide behavioral and performance details about each of the peripherals controlled by the MCU core. Where multiple instances of a peripheral exist on Apollo4 Plus SoC (e.g., the eight  $l^2C/SPI$  master modules), base memory addresses for the registers are provided for each and noted as INSTANCE 0, INSTANCE 1, etc.

## 3.2 CPU Subsystem

The CPU subsystem (or CPU complex) is composed of an Arm Cortex-M4 CPU, NVM cache, tightly coupled data memory, interrupt and debug logic as well as the associated power management control for the subsystem. The subsystem has the following features:

- Cortex-M4 with Floating Point Unit
- ARMv7 ISA
- Operating Modes
  - 96 MHz Low Power Mode
  - 192 MHz TurboSPOT Enhanced Mode
- WIC supported
- MPU: 8 regions
- Debug
  - Embedded Trace Macrocell (ETM) supported
  - 4x data watch-point comparators and 8x breakpoint comparators
  - ITM/DWT supported
  - Multi-core break support
- CPU Power Management block
- 64 kB NVM Cache
- 384 kB Data TCM

The CPU complex has 64 kB of Non-Volatile Memory (NVM) caching (instruction and data accesses issued to the NVM space) as well as 384 kB of local data Tightly Coupled Memory (TCM). In addition, the CPU has access to 2048 kB of shared system SRAM, 2 MB of internal NVM and up to 384 kB of extended SRAM. All of the memory is memory mapped and accessible to the CPU. All of the memory accesses are qualified based on the memory protection attributes (enforced within the M4) and the system memory protection attributes (enforced within the system memory controllers).

## 3.3 Interrupts

Within the SoC, multiple peripherals can generate interrupts. In some cases, a single peripheral may be able to generate multiple different interrupts. Each interrupt signal generated by a peripheral is connected back to the M4 core in two places. First, the interrupts are connected to the Nested Vectored Interrupt Controller, NVIC, in the core. This connection provides the standard changes to program flow associated with interrupt processing. Additionally, they are connected to the WIC outside of the core, allowing the interrupt sources to wake the M4 core when it is in a deep sleep (SRPG) mode.

For details on the Interrupt model of the M4, please see the "**Cortex-M4 Devices Generic User Guide**," document number DUI0553A. Note that the M4 NMI type interrupts are not supported.

The Cortex-M4 allows the user to assign various interrupts to different priority levels based on the requirements of the application. In this SoC implementation, 8 different priority levels are available.

One additional feature of the M4 interrupt architecture is the ability to relocate the Vector Table to a different address. This could be useful if the application requires a different set of interrupt service routines for a particular mode of an application. The software could move the Vector Table into SRAM and reassign the interrupt service routine entry addresses as needed.

## 3.4 Memory Map

Arm has a well-defined memory map for devices based on the Arm v7-M Architecture. The M4 further refines this map in the area of the Peripheral and System address ranges. Below is the system memory map as defined by Arm:

Address	Name	Executable	Description
0x00000000 – 0x1FFFFFF	Code	Y	Internal NVM (NVM)
0x20000000 – 0x3FFFFFFF	Reserved N Reserved		Reserved
0x40000000 – 0x5FFFFFFF	Peripheral N On-chip peripheral addres		On-chip peripheral address space
0x60000000 – 0x9FFFFFFF	External RAM	Y	External / Off-chip Memory
0xA0000000 – 0xDFFFFFF	External Device	Ν	External device memory
0xE0000000 – 0xE00FFFF	Private Peripheral Bus	Ν	<ul> <li>NVIC, System timers, System Control Block</li> <li>Reserved for system control and debug.</li> <li>Cannot be used for exception vector tables.</li> <li>Data accesses are either performed internally or on EPPB. Accesses in the range:</li> <li>0xE0000000-0xE0043FFF</li> <li>Are handled within the processor.</li> <li>0xE0044000-0xE00FFFFF</li> <li>Appear as APB transactions on the EPPB interface of the processor.</li> <li>Any attempt to execute instructions from the region results in a MemManage fault.</li> </ul>
0xE0100000 – 0xFFFFFFFF	Vendor_SYS	Ν	Vendor Defined Partly reserved for future processor feature expansion. Any attempt to execute instructions from the region results in a MemManage fault. Data accesses are performed on S-AHB

Table 2: Arm Cortex-M4 Memory Map

## 3.5 Memory Protection Unit (MPU)

The Apollo4 Plus SoC includes an MPU which is a core component for memory protection. The M4 processor supports the standard ARMv7 *Protected Memory System Architecture* model. The MPU provides full support for:

- Protection regions.
- Access permissions
- Exporting memory attributes to the system.

MPU mismatches and permission violations invoke the MemManagehandler. See the Arm[®]v7-M Architecture Reference Manual for more information.

You can use the MPU to:

- Enforce privilege rules.
- Separate processes.
- Enforce access rules.

The Apollo4 Plus SoC supports up to 8 memory regions.

## 3.6 System Buses

The Arm Cortex-M4 utilizes 3 instances of the AMBA AHB bus for communication with memory and peripherals. The ICode bus is designed for instruction fetches from the 'Code' memory space while the DCode bus is designed for data and debug accesses in that same region. The System bus is designed for fetches to the SRAM and other peripheral devices of the SoC.

The Apollo4 Plus SoC maps the available SRAM memory onto an address space within the 'Code' memory space. This gives the user the opportunity to perform instruction and data fetches from the lower-power SRAM to effectively lower the power consumption of the SoC.

The peripherals of the Apollo4 Plus SoC which are infrequently accessed are located on an AMBA APB bus. A bridge exists which translates the accesses from the System AHB to the APB. Accesses to these peripherals will inject a single wait-state on the AHB during any access cycle.

More information about system buses can be found in "Memory Subsystem" on page 69.

## 3.7 Power Management

The power management is partitioned into several components across Apollo4 Plus SoC. For the CPU complex, a dedicated finite-state machine controls the transitions of the CPU between power modes. When moving from Active Mode to Deep Sleep Mode, the CPU-PMU manages the state-retention capability of the registers within the Cortex-M4 core and also handshakes with the central power management controller to appropriately handle the voltage rails to the CPU complex. Once in the Deep Sleep Mode, the CPU-PMU, in conjunction with the Wake-Up Interrupt Controller, waits for a wakeup event. When the event is observed, the CPU-PMU begins the power restoration process by handshaking with the central power management controller to adjust the voltage rails to the CPU complex and initiate the restoration of the CPU register state. The M4 is then returned to active mode once the state is ready.

### 3.7.1 Cortex-M4 Power Modes - Overview

The Arm Cortex-M4 supports the following 4 power modes:

- High Performance Active (not a differentiated power mode for the Cortex-M4)
- Active
- Sleep
- Deep Sleep

In addition to these Arm-defined modes, the Apollo4 Plus SoC supports system level power modes which are defined in subsequent sections.

### 3.7.1.1 High Performance Mode

The Apollo4 Plus SoC supports the Ambiq TurboSPOTTM which enables a higher frequency, high performance operating mode (HP Mode). In this mode, the M4 and all closely coupled memory run at an elevated frequency. All of the non-debug Arm clocks (FCLK, HCLK) also operate at the elevated frequency level. All peripherals are maintained at the nominal frequency level during burst. This mode is entered and exited under software direction but transitions are completely handled in hardware.

This is not a standard Arm-defined power mode. From the Arm core, this mode is treated similarly to "Active Mode".

NOTE

The use of Internal LDO Mode is restricted to only Low Power (LP) Mode. SIMO Buck Mode must be used if using High Performance (HP) Mode.

## 3.7.1.2 Active Mode

In the Active Mode, the M4 core is powered up, clocks are active, and instructions are being executed. In this mode, the M4 expects all (enabled) devices attached to the interfaces to be powered and clocked for normal access. All of the non-debug Arm clocks (FCLK, HCLK) are active in this state.

To transition from the Active Mode to any of the lower-power modes, a specific sequence of instructions is executed on the M4 core. First, specific bits in the ARMv7-M System Control Register must be set to determine the mode to enter. See the ARMv7-M Architecture Reference Manual for more details.

After the SCR is setup, code can enter the low-power states using one of the 3 following methods:

- Execute a Wait-For-Interrupt (WFI) instruction.
- Execute a Wait-For-Event (WFE) instruction.
- Set the SLEEPONEXIT bit of the SCR such that the exit from an ISR will automatically return to a sleep state.

The M4 will enter a low-power mode after one of these are performed (assuming all conditions are met) and remain there until some event causes the core to return to Active Mode. The possible reasons to return to Active Mode are:

- A reset
- An enabled Interrupt is received by the NVIC
- An event is received by the NVIC
- A Debug Event is received from the DAP

#### NOTE

Various aspects of the Arm Cortex-M4 core, including operation and interrupt handling of the system counter, SysTick, are SoC specific. For Apollo4 family SoCs during Deep Sleep Mode, SysTick is completely powered down, and in normal Sleep Mode the clocks are gated off. In either case, the SysTick counter is not running and therefore cannot be used to wake the CPU.

When the CPU enters a sleep mode, the CPU clock is gated off. Normally there is a free-run clock to keep the Wake-Up Interrupt Controller (WIC) and/or the Nested Vectored Interrupt Controller (NVIC) running. But for power saving purposes, this "free-running" clock is gated off in both sleep modes, and can be resumed when external interrupts are received.

In the case of SysTick, its interrupt is generated by the SysTick counter, which is clocked by this "free-running" clock. Since this clock is gated off, the counter stops and cannot generate an interrupt.

However, when a debugger is attached, the clock is running and the SysTick interrupt can be generated.

#### 3.7.1.3 Sleep Mode

In the Sleep Mode, the M4 is powered up, but the clocks (HCLK, FCLK) are gated. The power supply is still applied to the M4 logic such that it can immediately become active on a wake-up event and begin executing instructions.

#### 3.7.1.4 Deep Sleep Mode

In the Deep Sleep Mode, the M4 enters SRPG mode where the main power is removed, but the flops retain their state. The clocks are not active, and the SoC clock sources for HCLK and FCLK can be deactivated. To facilitate the removal of the source supply and entry into SRPG mode, the M4 will handshake with the Wake-up Interrupt Controller and Power Management Unit and set up the possible wake-up conditions.

#### 3.7.2 CPU Power Management

Power Management on the Apollo4 Plus SoC is handled through a combination of hardware and software. The hardware handles the interfacing and control sequencing between the regulators and the individual power domains within the SoC. The software initiates transitions through power states by processor instructions and system-level power control commands.

The Power Management system is composed of a central power management controller and various power management units (PMU) for each primary subsystem/domain. The primary PMUs are listed below:

- CPU-PMU: responsible for power sequencing for the CPU subsystem
- IO-PMU: responsible for power sequencing at each I/O subsystem

## 3.7.2.1 CPU-PMU

When moving from Active Mode to Deep Sleep Mode, the CPU-PMU manages the state-retention capability of the registers within the Cortex-M4 core and also controls the interface to the voltage regulators as needed to support the various operating modes of the CPU. Once in the Deep Sleep Mode, the CPU-PMU, in conjunction with the Wake-Up Interrupt Controller, waits for a wake-up event. When the event is observed, the CPU-PMU begins the power restoration process by re-enabling the on-chip voltage regulators and restoring the CPU register state. The M4 is then returned to active mode once all state is ready.

The CPU-PMU enables support for the following Arm Cortex-M4 defined power modes:

- OFF
- Deep Sleep
- Sleep 0
- Active
  - Low Power / High Efficiency: 96 MHz
  - High Performance: 192 MHz

## 3.7.2.2 IO-PMU

The IO-PMUs manage power state for I/O subsystems. Each I/O subsystem supports the following power modes. Note that each I/O subsystem may have a different implementation that defines each specific power state. This is implementation-specific to each I/O controller. Also, not all power modes may be supported by each IO-PMU (typical configuration may support only OFF and Active LP).

- OFF
- Sleep (device is enabled but no active transactions)
- Active

## 3.7.2.3 Power Management Controller

The power management controller provides control functions for each supply regulator as well as the primary power gates under digital logic control. The power management controller (PWRCTL) receives input from all PMUs indicating requested power levels and also controls from software (via power management control registers). A power management mapping configuration is also provided (sourced from INFO1 shadowed to PWRCTL) which dictates the functional operation at the regulator interface based on the input power requests. This mapping configuration allows the power management functionality to be programmatic, enabling characterization, tuning and/or bug fixes.

Following are the supply regulator interfaces:

- SIMO Buck
- Core LDO
- Mem LDO

#### NOTE

The use of Internal LDO Mode is restricted to only Low Power (LP) Mode. SIMO Buck Mode must be used if using High Performance (HP) Mode.

PWRCTL is also responsible for controlling power gate enables for all digital power domains. The power gate enables are controlled based on the power level requests. When an "OFF" level is requested from the respective requester PMU or a software override is asserted to force a requester "OFF" or, for I/O requesters, when the corresponding I/O device enable is de-asserted, the respective power gate enable is

asserted to power off the domain. For all other power level requests, the power gate is disabled powering up the respective domain.

SRAM and NVM power domains are controlled based on the dependent requester domains. For NVM, if all CPU PMU requesters are "OFF" and DMA requesters are "OFF" or "Sleep", the NVM power domain is powered OFF. For SRAM, each SRAM is powered OFF either based on the SKU memory configuration or if all CPU PMU requesters are "OFF" and DMA requesters are "OFF" or "Sleep" and the SRAM is enabled to power off based on the power control MEMPWDINSLEEP configuration.

## 3.7.2.4 System Power States

At the SoC level, various power states are supported to enable key workloads and ensure maximum power efficiency. System power states are defined in the sub-sections below.

If any memory is retained through one of the deep sleep modes described below, a portion of the 384 kB of local data Tightly Coupled Memory (TCM) is assumed to be used for any necessary memory retention. In addition to retaining a portion of the TCM, half or all of the shared SRAM can be retained as well (via the PWRCTRL_SSRAMRETCFG_SSRAMPWDSLP field). Power draw is increased with increased TCM or SRAM retained in these low power modes.

The amount of TCM memory retained in deep sleep is user settable by selecting from several options in the PWRCTRL_MEMRETCFG_DTCMPWDSLP field. Selectable TCM memory sizes to be retained include none, 8, 120, 128, 256, 376 and all 384 kB.

SRAM cache memory is powered down in deep sleep mode by setting the PWRCTRL_MEMRETCFG_CACHEPWDSLP bit. This would *not* be done if the SRAM bank is used as the target for DMA transfer while the CPU in deep sleep.

NVM is powered down by setting the PWRCTRL_MEMRETCFG_NVM0PWDSLP bit.

## 3.7.2.4.1 SYS Active (S_{ACT})

The CPU is in one of the Active Modes and executing instructions. All respective memory and I/O devices are powered ON and available as needed.

## 3.7.2.4.2 SYS Sleep Mode 0 (S_{S0})

SYS Sleep Mode 0 can be entered if all processor cores are in sleep mode or deeper sleep state. In SYS Sleep Mode 0, this is a low power state for the SoC. In this mode, all *enabled* TCM, and SRAM and extended memory is retained (up to 2.75 MB), NVM is in standby, HFRC is on, main core clock domain(s) is gated but peripheral clock domains can be on.

This state can be entered if a peripheral device (such as SPI, UART, I²C or MSPI) is actively transferring data and the time window is sufficient for the processor(s) to enter Sleep Mode but is not long enough to go into a Deep Sleep Mode.

## 3.7.2.4.3 SYS Sleep Mode 1 (S_{S1})

SYS Sleep Mode 1 can be entered if all processor cores are in sleep mode or deeper sleep state and all peripheral devices are idle. In this mode, all *enabled* TCM, and SRAM and extended memory is retained (up to 2.75 MB), NVM is in standby, HFRC is on, all functional clocks are gated.

This state can be entered if a no peripheral device (such as SPI, UART, I²C, or MSPI) is actively transferring data, however, communication may occur within a short time window which will prevent the processor(s) from entering Deep Sleep Mode (and subsequently the system from entering a lower power state).

This state is also referred to as "Active Idle". In other words, all power domains can be powered on, but all clocks are gated. This state is a good power baseline for the system as it represents the active mode DC power level. Typically, the power in this state is dominated by leakage and always-on functional blocks.

## 3.7.2.4.4 SYS Deep Sleep Mode 0 (S_{DS0})

In SYS Deep Sleep Mode 0, this is a deep low power state for the SoC. In this mode, all processors are in Deep Sleep mode or are powered OFF. All SRAM is in retention (capacity controlled by software), cache memory is in retention, NVM is in power down, HFRC is on, main processor power domains are off but peripheral power domains can be on. ADC sampling without CPU interaction may occur.

This state can be entered if a peripheral device (such as SPI, UART, I²C or MSPI) is actively (or intermittently) transferring data but the window of acquisition is long enough to allow the processor to go into a deeper low power state.

## 3.7.2.4.5 SYS Deep Sleep Mode 1 (S_{DS1})

In SYS Deep Sleep Mode 1, this is a deep low power state for the SoC. In this mode, all processors are in Deep Sleep mode or are powered OFF. All SRAM is in retention (capacity controlled by software), cache memory is powered OFF, NVM is in power down, HFRC is on, main processor power domains are off but peripheral power domains can be on. ADC sampling without CPU interaction may occur.

This state can be entered if the latency to warm up the cache can be tolerated. This could be an extended wait for peripheral communication event.

## 3.7.2.4.6 SYS Deep Sleep Mode 2 (S_{DS2})

In SYS Deep Sleep Mode 2, this is the minimum power state that the processor(s) can resume normal operation. In this mode, minimal SRAM memory is retained as needed for software to resume (note that SRAM can have configurable amount of instances in retention depending on the software/system functional and latency requirements), Cache is powered off (no retention), NVM is in power down, HFRC is off, XTAL is either ON or OFF, all internal switched power domains are off/gated, processors are in Deep Sleep or OFF, and processor logic state is retained. A single timer clocked by LFRC or XTAL can be running.

This state can be entered when all activity has suspended for a duration of time sufficient to sustain the longer exit latencies to resume. This could be a state where periodic data samples are taken and the data is locally processed/accumulated/transferred at long time intervals. This state can only be entered (vs  $S_{DS1}$ ) if the peripheral devices are either not enabled/active or if the application can afford to save/restore the state of the controller(s) on entry/exit of this mode.

## 3.7.2.4.7 SYS Deep Sleep Mode 3 (S_{DS3})

In SYS Deep Sleep Mode 3, this is a deep sleep power state for the SoC. In this mode, no memory is in retention, all memory is powered down, LFRC is on (HFRC and XTAL are off), all internal switched power domains are off/gated, processors are in deep sleep or OFF, and processor logic state is retained. This state can be entered on long inactivity periods.

## 3.7.2.4.8 SYS OFF Mode (S_{OFF})

In SYS OFF Mode, SoC is completely powered down with no power supplied. processors are in shutdown mode with no state retention. Only NVM is retained. This mode is controlled external to the SoC by removing power to the device.

## 3.8 Debug Interfaces

The Apollo4 Plus SoC supports the following debug features:

- Embedded Trace Macrocell (ETM)
- Instruction Trace Macrocell (ITM)
- Trace Port Interface Unit (TPIU)
- Multi-core break support

An external debugger can be connected to the SoC using the Arm Serial Wire Debug (SWD) interface or the JTAG interface. The SWD interface is a 2-wire interface that is supported by a variety of off-the-shelf commercial debuggers, enabling customers to utilize their development environment of choice. JTAG is an industry standard interface and adheres to the IEEE 1149.1 specification.

## 3.8.1 Embedded Trace Macrocell (ETM)

This SoC supports hardware instruction tracing via an Embedded Trace Macrocell (ETM). The ETM stream is accessible via APB or TPIU. An Embedded Trace Buffer provides 32 kB of trace buffering.

## 3.8.2 Instrumentation Trace Macrocell (ITM)

For system trace the processor integrates an Instrumentation Trace Macrocell (ITM) alongside data watchpoints and a profiling unit. To enable simple and cost-effective profiling of the system events these generate, a Serial Wire Viewer (SWV) can export a stream of software-generated messages, data trace, and profiling information through a single pin.

## 3.8.3 Trace Port Interface Unit (TPIU)

The Apollo4 Plus SoC includes a Cortex-M4 Trace Port Interface Unit (TPIU), which can be configured to output trace data from the ITM through Serial Wire Output (SWO) or from either ITM or ETM through the TRACEDATA port. SWO is a low-cost, low-bandwidth port which only accepts ITM trace data. The TRACEDATA port accepts both ITM and ETM sources and arbitrates between them. The data width of the TRACEDATA port is configurable to 1, 2 or 4 bits, where the default setting is 4 bits wide.

The Embedded Trace Buffer (ETB) only buffers data from the ETM. This trace data is actually replicated from the data from ETM to TPIU. *Both* ETB and TPIU can be used to trace ETM data (same data), or *either* of the ETB or TPIU trace sinks can be used.

The TRACEDATA port can be clocked up to 192 MHz on the Apollo4 Plus SoC. TRACECLK for the debugger is half the TRACEDATA frequency, or a maximum of 96 MHz.

The MCUCTRL_DBGCTRL register on the Apollo4 Plus SoC has fields to enable the TPIU (CM4TPIUENABLE) and set its clock frequency (CM4TPIUCLKSEL). Setting the clock frequency to 192 MHz (only) utilizes the HFRC2 clock source which needs to be kept on by setting the CLKGEN_MISC_FRCHFRC2 bit.

## 3.8.4 Faulting Address Trapping Hardware

The Apollo4 Plus SoC offers an optional facility for trapping the address associated with bus faults occurring on any of the three AMBA AHB buses on the chip. This facility must be specifically enabled so that energy is not wasted when one is not actively debugging.

# 4. Memory Subsystem

The Apollo4 Plus SoC integrates four kinds of memory:

- SRAM
- Integrated NVM (MRAM) / External Memory via MSPI (with cache)
- Bootloader ROM
- One Time Programmable (OTP) memory

Key features include:

- 2048 kB Shared SRAM
- 384 kB TCM
- 384 kB Extended SRAM
- 2 MB NVM
- 64 kB NVM cache (2-way set-associative/Direct Mapped 128-bit line size)
- 16 kB OTP
- 2 kB for customer use, including NVM protection fields
- NVM Protection specified in 16 kB Chunks
  - 128 OTP bits specify Write Protected Chunks
  - 128 OTP bits specify Read Protected Chunks
  - A Chunk is Execute Only if Both Corresponding Protection Bits Specified
  - OTP bits Specify Debugger Lock Out State
  - OTP bits Can Protect SRAM Contents From Debugger Inspection
- External flash with XiP (via MSPI) and cache support (up to 64 MB)

#### NOTE

MRAM magnetic immunity guidelines are provided to assist with end product design - see "Design Guidelines for Magnetic Immunity" in the Ambiq Content portal - https://contentportal.ambiq.com.

#### NOTE

Due to an existing erratum, ERR052, a read of MRAM by any master (including CPU) may be corrupted if Crypto is being powered up/down, or if an OTP access is in progress. The application needs to ensure that there are no other masters (CRC, DMA, GPU, etc.) accessing MRAM during Crypto On/Off or Info/ OTP access.

## 4.1 Functional Overview

The Apollo4 Plus SoC Integrates up to 2048 kB of on-board NVM and 16 kB of one-time programmable memory. These memories are managed by the APB NVM controller for write operations.

During normal MCU code execution, the NVM Cache Controller translates requests from the CPU core to the NVM Memory instance for instruction and data fetches. The controller is designed to return data in zero wait-states when accesses hit into the cache and can operate up to the maximum operating frequency of the CPU core. On cache misses, the Cache Controller issues miss requests to the NVM Memory Controller.


The Memory Controller facilitates NVM erase and programming operations. When erase or programming operations are active, instructions cannot be fetched for execution from the NVM memory, so the on-chip SRAM would have to be used for code execution. The cache controller ensures these operations are synchronized. To facilitate the management of NVM updates and OTP programming, a number of helper functions are provided in the Bootloader ROM.

The Bootloader ROM contains instructions that are executed upon power up of the processor. Once a valid reset vector is establish at offset zero in the NVM, the Bootloader transfers control to users application by issuing a POR type reset which causes the core to enter the reset vector in NVM.

The Apollo4 Plus SoC supports secure boot leveraging the SecureSPOT technology. The root of trust for the secure boot is the boot ROM and the Ambiq secure Bootloader. Secure boot, if enabled, will be invoked on each boot and reset cycle. Some secure boot functionality is conditionally supported on reset leveraging the SECBOOTONRST configuration in OTP.

The CPU subsystem includes a boot ROM which is the initial boot memory for the system. The boot ROM initiates the secure boot flow (if enabled) as well as other primitive/critical helper functions to facilitate accesses such as NVM programming.

## 4.2 Memory Controller



## Figure 4. Apollo4 Plus SoC Peripherals, Memory and Buses

Interfaces to the different memory types consist of the following:

- Code cache
- Tightly Coupled Memory (TCM)
- NVM Interface
- Shared SRAM Interface

The NVM cache for the CPU subsystem caches all instruction and data accesses to the code region of the memory map. On the Apollo4 Plus SoC, this memory includes internal NVM and non-volatile external memory.

The NVM cache has the following features:

- 64 kB (additional lower power modes supported)
- Direct mapped or two-way set-associative
- 128-bit line size

On a cache miss, the cache controller will request the cache line from NVM (internal or external) or internal/external RAM.

The TCM is accessible via the SRAM region. The TCM is a low-power, low-latency memory with configurable power enablement settings (PWRCTRL_MEMPWREN_ PWRENDTCM) for 8 kB, 128 kB and 384 kB configurations.

The Shared SRAM (SSRAM) is accessible via the SRAM region. The SSRAM is 2048 kB of shared system memory.

The CPU also has access to all of the 384 kB extended memory space. This allows the CPU to utilize the full memory space as additional data/instruction store if needed.

#### NOTE

Enabling and configuring the full 384 kB of extended memory is done by writing to the DSP0 registers of the PWRCTRL module. No memory or functionality is available in the DSP1 space. Writing to the PWRCTRL module's DSP1 registers has no effect and should be avoided.

A Data-AXI (DAXI) module bridges the CM4's local AHB-D interface to the primary AXI crossbar for accesses that are outside of the NVM and the TCM interfaces. DAXI-enabled accesses are generally write buffer and light-duty caching with just a few 128-bit cache lines worth of data.

Specifically, the types of accesses that pass through the cache, DAXI, or neither can be summarized as follows:

#### Neither cached or DAXI access (single-cycle access):

- TCM
- Boot ROM

#### NVM Cache access:

- Instruction Fetches (AHB-I bus)
  - Internal NVM
  - SSRAM
  - Extended SRAM
  - MSPI XIP (Execute-In-Place) off-chip memory/NVM
- Data (AHB-D bus)
  - Internal NVM

#### DAXI access:

- Data (AHB-D bus)
  - SSRAM
  - Extended SRAM
  - MSPI XIPMM and MSPI XIP (data) accesses to memory-mapped MSPIn apertures

#### NOTE

Cache must be placed in one of the 64 kB modes.

#### NOTE

No instruction accesses pass through the DAXI.

There are two other supported methods to access data via MSPI which use neither cache or the DAXI, and they are as follows:

- PIO access. This utilizes the MSPI's 16-entry, 32-bit read/write FIFOs accessed through the APB bus (not AXI and therefore not DAXI).
- DMA access. This utilizes DMA and the MSPI's read/write FIFOs to efficiently transfer data between the MSPI device and another memory region.

#### NOTE

There is a silicon erratum, ERR082, applicable to Apollo4 and Apollo4 Plus SoCs, regarding a potential lockup when the Display Controller (DC) or the Graphics Module (GFX) accesses MSPI extended memory while the MSPI is DMAing to there. A scenario for the occurrence of this issue would be the following:

- 1. An MSPI is doing DMA's to/from an Extended Memory space.
- 2. The GFX or DC does a read of the MSPI but cannot complete due to the active DMA operation in (1).
- The GFX or DC does a read of the same Extended Memory space, but the GFX/DC cannot accept the read data in the FIFO because it must first complete the read in (2).

The workaround for this deadlock situation is for the system configuration and/or program execution to not allow all three events to occur at once. It can be avoided by having a separate Extended Memory space for the GFX/DC's memory and MSPI memory.

#### 4.2.1 DAXI

The DAXI supports a settable number up to thirty-two 128-bit line buffers (4 x 32-bit), which buffer both reads and writes. Programmable read/write aging and replacement policy is also supported.

As mentioned in Section 4.2 on page 71, data accesses over the AHB-D bus to various memory types/ regions using the DAXI are the following:

- SSRAM
- Extended SRAM
- MSPI XIPMM and MSPI XIP (data) accesses to memory-mapped MSPIn apertures

These data accesses are located in the memory map at 0x10060000 – 0x1FFFFFFF.

TCM, NVM and MSPI XIP (instruction) accesses do not go through the DAXI.

#### NOTE

There is no non-cached MSPI aperture nor can DAXI caching be configured based on address. The method to make something non-cached is to enable non-cacheable regions in the cache.

#### NOTE

Software coherency is a concern with the DAXI in that the DAXI may contain data from a stale DMA'd buffer. It should be invalidated before reading a reused DMA buffer region in SSRAM, for example.

Software coherency may also be of concern when writing out data to a buffer in SSRAM, Extended SRAM, or MSPI which will be read by a peripheral using DMA, or GPU or Display Controller.

The DAXI must be flushed before entering deepsleep and potentially before entering sleep if software coherency is of concern.

Please see the Apollo4 Family Programmer's Guide for additional, detailed information about DAXI use and operation.

#### 4.2.1.1 Line Buffers

The DAXI module utilizes up to thirty-two 128-bit line buffers, including a "0" line buffer mode (via DAXIPASSTHROUGH), which is an eight times increase over the four buffers found in the Apollo4 SoC. These buffers provide read caching and write buffering to the system memory interfaces (SSRAM, MSPI, etc). Each line is in, and is marked as, one of five states which have the following characteristics:

- MODIFIED (M): Read buffer that has local write modifications which need to be flushed. Modified lines contain cached read data, as well as hold partial (or full) updates from write operations. MODIFIED lines must be written back to system memory before re-allocation.
- WRITE (W): Buffer is allocated as a write buffer. Writes will accumulate in the buffer until the line is flushed. Byte enables indicate which bytes have been written for write-back. Lines in the WRITE state have write data but do not have valid read data. They are simply buffered writes and allow the DAXI to accumulate as many writes as possible before committing them to the AXI subsystem. WRITE lines can be converted to MODIFIED on a read operation by the CPU to the line's address.
- WRITELOAD (W): Write buffer is reloading remainder of line to satisfy a load. Lines that have write data and are in the process of reloading a line for a read operation that will be converted to MODIFIED state.
- SHARED (S): Data read from system memory that will be cached for subsequent reads. The line contains data read from the AXI bus and reads will be serviced from the line. SHARED lines are converted to MODIFIED lines on a write to its address. SHARED lines are allocated only if no INVALID lines are available.
- INVALID (I): Buffer is invalidated. The invalid state basically indicates the line buffer is not in use and its data is invalid; the buffer is available for allocation. INVALID lines are the first buffers used for re-allocation.

From the invalid state, there are three common paths that a line buffer's state might take:

- On a read, the DAXI would issue a read to the primary AXI bus and the buffer would be allocated (SHARED state) to hold the returned 128-bit data. Data would remain cached until a flush (in which case the line is invalidated) or until it is reallocated for a different read or write operation.
- On a read followed by a write operation from the Arm, a buffer would start out as SHARED (from the read) and then transition to MODIFIED after the write operation. It would then be flushed before being reallocated.
- On a write, the DAXI would allocate the line buffer to hold write data (WRITE state). Byte enables would
  indicate which bytes have been written. In the case of adjacent or subsequent writes to that line, the
  DAXI will continue updating bytes as the Arm issues them (think of the case of the Arm sequentially writing bytes or words of data). If the Arm reads any data from this line, the DAXI will issue a read operation
  on the AXI bus and merge the incoming read data with existing write data and convert the buffer to the
  MODIFIED state.

In addition to the three common paths listed above, lines are converted from WRITE to MODIFIED when all bytes are written.

#### 4.2.1.1.1 Buffer Allocation

Generally, the DAXI will allocate buffers as follows:

- 1. The DAXI selects a buffer in the INVALID state if one is available, picking the INVALID entry closest to entry zero.
- 2. If an INVALID entry was not available, the DAXI selects a SHARED buffer in the LRU group if one is available, picking the SHARED entry closets to entry zero.
- 3. If neither was available, the DAXI will wait for one to become available.

On a hardware reset, the reset invalidates all line buffers. Reset invalidates buffered writes in the DAXI regardless of outstanding transactions. Outstanding writes may not be completed. Use a software write-flush (DAXICTRL_DAXIFLUSHWRITE) and then poll for DAXIREADY to ensure writes complete before a reset.

#### 4.2.1.1.2 Hardware Flush Level

The DAXI has a FLUSHLEVEL configuration that indicates how aggressively the DAXI will flush buffers in order to ensure that resources are always available for the CPU.

- When set to 1 and 3 or more buffers are enabled, the DAXI will attempt to maintain three free buffers.
- When set to 0 and 3 or more buffers are enabled, the DAXI will attempt to maintain two free buffers.
- When set to 1 and 2 buffers are enabled, the DAXI will attempt to maintain two free buffers.
- When set to 0 and 2 buffers are enabled, the DAXI will attempt to maintain one free buffers.
- Not applicable when only 1 buffer is enabled.

Buffers are considered "free" when INVALID, SHARED or in the process of being flushed. This mechanism flushes a MODIFIED or WRITE buffer when there less than FLUSHLEVEL enabled buffers free. This is pre-emptive, before an allocation is required. A flush writes back cached modified data. MODIFIED buffers downgrade to shared allowing additional reads. WRITE buffers downgrade to INVALID. Pre-emptively flushing with this mechanism allows quick future reallocation for another line.

# 4.2.1.2 Aging Counter

#### NOTE

This example is for a 4-buffer configuration, which may or may not be supported by the silicon revision that you may be using. For 2-buffer support, references to buffers 2 and 3 should be ignored or applied to buffers 0 and 1.

An aging counter is a gray-coded counter that increments every N CPU clock cycles (N is programmable). Every time a buffer is allocated or a read/write transaction utilized a buffer, it records the current age in the buffer. Lines will automatically self-flush after the aging counter reaches a count of two more than the originally stored counter value. This helps ensure that stale data is routinely flushed from the DAXI to preemptively make room for new allocations. Older stale data may have a lower probability for future reuse.

The AGINGCOUNTER setting essentially sets a temporal window in which any buffer that is unused during the time period will be invalidated or flushed. Young buffers remain live for reuse for a number of active DAXI cycles. The number of DAXI cycles is a minimum of AGINGCOUNTER active DAXI cycles and a maximum 3*AGINGCOUNTER active DAXI cycles. The diagram below demonstrates the concept by showing the progression of the aging counter through its four states at the top (each state indicated by a unique color) and operations on each of the four buffers as colored circles.




Figure 5. Aging Counter Operation

- Time step 1: All four buffers are allocated (for read or write) and the time stamp associated with each buffer is set to the current aging counter state.
- Time step 2: Buffers 1 and 2 are accessed by the CPU. These could be read hits to a buffer marked Shared (S), writes to a Write (W) or Modified (M) buffer, or a reallocation of a buffer.
- Time step 3: Buffers 0 and 3 are flushed by the aging counter. An S buffer is simply invalidated (to prevent stale read data from being cached too long) and a W/M buffer is flushed to ensure that stale write data doesn't remain cached too long. These buffers are the first to be reallocated. Buffer 2 is updated to the current time stamp with an additional access by the CPU.
- Time step 4: Buffer 1 is flushed by the aging timer, while buffers 0 and 2 are updated to the new time stamp with additional accesses from the CPU.
- Time step 5: Buffer 3 is invalidated and subsequently re-allocated.

In additional to being flushed by the aging counter, the DAXI control logic will dynamically flush/invalidate buffers before the timer ages in cases where the DAXI needs to re-allocate the buffer to support the current CPU operations.

To spread out simultaneous flushes of multiple entries, a flush for a particular entry is delayed by a proportional fraction of a temporal window. Figure 6 illustrates an example of spreading out the flushes.




Figure 6. Flush Spreading

In this example, entries 0 to 31 allocate from a reset state in order. Entry 1 allocates in the 2nd temporal age window, has no reuse in the 3rd temporal age window and ages out in the 4th temporal age window. Entries 0, 2, 4, 5, 6, 7, 8, 12 and 16 allocate in the 2nd temporal age window, are reused in the 3rd temporal age window, have no reuse in the 4th temporal age window and are aged out in the 5th temporal age window. The flushes for entries 0, 2, 4, 5, 6, 7, 8, 12 and 16, 7, 8, 12 and 16 are spread out in the 5th temporal age window.

# 4.2.1.3 Hardware Stalled Allocation Flush

In additional to being flushed by the pre-emptive aging and flush level mechanisms, the DAXI control logic will dynamically flush/invalidate buffers on demand in cases where the DAXI needs to re-allocate the buffer to support the current CPU operations. A write check or read check that misses in the DAXI will need to allocate a new entry.

Flush when an allocation is required and there are no INVALID buffers and no SHARED buffers in the LRU group and no buffers in the process of being flushed.

#### 4.2.1.4 Picking a Buffer for Flush Level and Stalled Allocation Flush

The same selection process picks entry 31 if it is in the LRU group (MODIFIED or WRITE) and not already in the process of flushing. Otherwise, it picks entry 30 if it is in the LRU group (MODIFIED or WRITE) and not already in the process of flushing. Otherwise it picks entry 0 if it is in the LRU group (MODIFIED or WRITE) and NRITE) and not already in the process of flushing.

If no entries are available to flush, wait for demotion of modified or write entries into LRU group.

# 4.2.1.5 Software flush

Software must use the DAXI sync controls in some situations (like writing to a buffer used for DMA or selfmodifying code) to ensure coherency when interacting with other agents in the hardware. The DAXICTRL register has 2 control bits and 1 status bit which provide a software interface to the hardware mechanism.

- DAXIINVALIDATE
  - Writing a 1 to this bit field invalidates any SHARED data buffers.
- SHARED -> INVALID
- DAXIFLUSHWRITE
  - Writing a 1 to this bit field forces a flush of WRITE or MODIFIED buffers.
  - MODIFIED -> SHARED
  - WRITE -> INVALID
- DAXIREADY
  - DAXI status indicating flush of WRITE or MODIFIED buffers is in progress when 0.
  - Flush is done and DAXI is ready when it returns to 1.

# 4.2.1.6 Least Recently Used Counter (LRU)

Each line maintains an LRU counter that is reset to zero on every read, write, or allocation event to that line. The counter is then incremented each time one of the other buffers has an event. The LRU as well as buffer state are used by the DAXI to determine which lines to flush/invalidate when a new buffer allocation is required.

Each line also maintains an LRU group state. Line buffers are divided into 4 LRU group populations - MRU, 3rd LRU, 2nd LRU, LRU. A buffer's LRU state is set to MRU on allocate or non-MRU hit. If adding a buffer to the MRU group would exceed the MRU group population limit, all other entries are demoted. If the LRU population is fully depleted, then all other entries are demoted.

#### Promotion/Demotion

- Updated entry -> MRU*
- LRU entries -> LRU
- 2nd LRU entries -> LRU
- 3rd LRU entries -> 2nd LRU
- MRU entries -> 3rd LRU

*If 3 buffers are enabled, update as third LRU. If only 2 buffers are enabled, update as second LRU.

#### 4.2.1.7 Write FIFO

In addition to the line buffers, the Reduced-AXI (RAXI) interface provides a 2-entry deep write FIFO (like the address FIFO) as part of the asynchronous AXI interface. On the AXI, the address transactions are decoupled from the read data/write data transactions, but are issued in order, with address FIFO transaction push either simultaneous with, or leading, write FIFO transaction. In other words, there are 2 DAXI-to-RAXI outbound FIFOs of 2-entries deep for address and write data, and 2 RAXI-to-DAXI inbound FIFOs of 1-entry deep for read data and write response/acknowledgment.

Flushes from line buffers are immediately accepted by the RAXI (unless it is full), allowing WRITE (W) / MODIFIED (M) lines to be reallocated quickly.

#### 4.2.2 NVM Cache




Figure 7. Block Diagram for Apollo4 Plus SoC NVM Cache

The Apollo4 Plus SoC incorporates a NVM cache to the I-Code and D-Code path from the microcontroller. This controller is intended to provide single cycle read access to NVM and reduce overall accesses to the NVM to reduce power. The controller is a unified I-Code and D-Code cache controller. The cache fill path is arbitrated between cache misses as well as the other NVM read agents, e.g., Info, Reg, Built-in Self Test (BIST).Caching is supported for the entire 2 MB internal NVM and all MSPI apertures. The cache is configurable 2-way set associative or direct mapped, 128-bit line size.

- Both I_BUS and D_BUS *reads* from internal NVM are cached by the NVM Cache.
- All NVM accesses go through the NVM cache. They do not go through DAXI.
- For all other memory ranges (except TCM), Instruction fetches (I_BUS reads) are cached. This includes Instruction fetch from SSRAM, Extended RAM, and MSPI XIP.
  - The NVM does not cache D_BUS data reads from any memory other than MRAM.
  - TCM is accessed directly, and does not go through NVM cache.
- NVM cache fetch/miss accesses go directly onto AXI. They do not go through DAXI. The cache has its own set of line buffers from which it can hit.
- The NVM cache does not cache any *writes*. The cache's line buffers cannot be disabled. They are always active even if the cache is disabled.

 On a cache configuration change or a NVM program cycle, the cache should self-invalidate. However, the cache is unaware of any SSRAM or external XIP PSRAM update, so if paging in and out instruction overlays from some external memory to SSRAM for example, it is important that software invalidates the cache before accessing that region again.

#### 4.2.2.1 Data fetches from XIP via NVM cache

On the Apollo4 family SoCs, the XIP and XIPMM have been merged so that the two types of access utilize the same address ranges. Reads from areas used as read/write are not cacheable. Figure 8 below shows the SoC Bus Architecture and access to external memory on the AXI bus.




Figure 8. Apollo4 Plus SoC Bus Architecture Block Diagram

# 4.3 Wait States for Accesses to Memory Types

As mentioned, accesses to memory fall into one of four channels:

- Code cache
- Tightly Coupled Memory
- NVM Interface
- Shared SRAM Interface

There are six supported cache modes:

- W1_128B_512E = 0x4 Direct mapped, 128-bit line size, 512 entries (4 SRAMs active)
- W2_128B_512E = 0x5 Two-way set associative, 128-bit line size, 512 entries (8 SRAMs active)
- W1 128B 1024E = 0x8 Direct mapped, 128-bit line size, 1024 entries (8 SRAMs active)
- W1 128B 2048E = 0xC Direct mapped, 128-bit line size, 2048 entries (4 SRAMs active)
- W2_128B_2048E = 0xD Two-way set associative, 128-bit line size, 2048 entries (8 SRAMs active)
- W1 128B 4096E = 0xE Direct mapped, 128-bit line size, 4096 entries (8 SRAMs active)

64 kB mode can be configured as W2_128B_2048E or W1_128B_4096E. For MSPI memory-mapped XIP access, W1_128B_4096E mode must be used. All other modes are 16 kB.

#### NOTE

Due to a device erratum (ERR003), the following mode is not supported:

 W1_128B_2048E = 0xC - Direct mapped, 128-bit line size, 2048 entries (4 SRAMs active)

On a cache miss, the cache controller will request the cache line from NVM (internal or external) or internal/external RAM.

The Tightly Coupled Memory (TCM) is accessible via the SRAM region. The TCM is a low power / low latency memory with configurable power settings for 8 kB, 128 kB and 384 kB configurations.

The Shared SRAM (SSRAM) is accessible via the SRAM region. The SSRAM is 2048 kB of shared system memory. Access to this memory region incurs 7 or 13 cycle wait states (depending on the CPU operating mode).

The CPU also has access to 384 kB of extended SRAM memory. The extended memory region incurs 10 or 19 cycle wait states (depending on the CPU operating mode).


The CPU subsystem includes a boot ROM which is the initial boot memory for the system. The boot ROM initiates the secure boot flow (if enabled) as well as other primitive/critical helper functions to facilitate accesses such as NVM programming.

Figure 9 below shows the bus interconnections between the Cortex M4F CPU and the various memory/ storage elements and peripherals on the Apolllo4. Aside from the direct access to TCM, accesses between the CPU and a memory or peripheral are through the instruction or data cache, and then over the AXI bus to one of the memory or storage elements. Access to an external storage device is through one of the MSPI instances.

In addition to CPU accesses to each memory type, the Apollo4 Plus SoC supports direct memory access (DMA) to the various memories by APB peripherals. These direct accesses are enabled through multiple DMA controllers as follows:

- Graphics Controller
  - Has dedicated DMA
  - DMA has access to all memory

- Supports multiple threads and dedicated FIFOs to accommodate memory latencies
- Display Controller
  - Has dedicated DMA
  - DMA has access to all memory
- Other DMA supported peripherals
  - DMA is handled through APB DMA controller
  - Each device has high/low priority
  - Supports up to 16 beats of data per arbitration cycle
  - DMA source/target can be any RAM or external memory (NVM only as source for limited devices)



#### Figure 9. Apollo4 Plus SoC System Diagram

The efficiency of the interoperability of the CPU, cache, AXI bus, DMAs and memories can be seen in Table 3, which summarizes the number of wait states based on cache hits or misses for memory accesses to each type of memory supported on the Apollo4 Plus SoC.

Memory / Storage Element	Cache Access	Accessed Memory	Access Type	DMA Bank Conflict	Cache State ¹	Wait States	Notes
	No		Read/ Write	No	-	0	
тсм		Data		Yes	-	N _{TCM}	<ul> <li>Dependent on DMA activity and conflict to same 32KB bank of memory</li> <li>Max transfer size is 16 before arbitration</li> </ul>
I CIVI	NO			No	-	0	
		Instruction	Read	Yes	-	N _{TCM}	<ul> <li>Dependent on DMA activity and conflict to same 32KB bank of memory</li> <li>Max transfer size is 16 before arbitration</li> </ul>
		Data	Write	-	Available	0	
	Yes			-	Unavail- able	N _{WR}	<ul> <li>- 32-entry, 128b line buffer (LRU allocated)</li> <li>- Sub-128b writes are accumulated into buffer</li> <li>- Writes are flushed based on time, evic- tion or flush command</li> <li>- Dependent on bus load</li> <li>- Unloaded is 0 cycles</li> </ul>
			-	-	Hit	0	
SSRAM			Read	-	Miss	N _{RD}	- Critical word (miss) - Hits serviced from 4 entry 128b line buf- fer - Dependent on bus load - Unloaded is 7 cycles (LP) and 13 cycles (HP)
				-	Hit	0	
	Yes	Instruction	Read	-	Miss	N _{MISS}	- Critical word (miss) - Dependent on bus load - Unloaded is 7 cycles (LP) and 13 cycles (HP)

# Table 3: Wait States for Accesses to/from the CPU and Memory/Storage Elements

Memory / Storage Element	Cache Access	Accessed Memory	Access Type	DMA Bank Conflict	Cache State ¹	Wait States	Notes
		Data		-	Available	0	
	Yes		Write	-	Unavail- able	N _{WR}	<ul> <li>- 32-entry, 128b line buffer (LRU allocated)</li> <li>- Sub-128b writes are accumulated into buffer</li> <li>- Writes are flushed based on time, evic- tion or flush command</li> <li>- Dependent on bus load</li> <li>- Unloaded is 0 cycles</li> </ul>
				-	Hit	0	
Extended SRAM			Read	-	Miss	N _{RD}	- Critical word (miss) - Hits serviced from 32-entry 128b line buf- fer - Dependent on bus load - Unloaded is 10 cycles (LP) and 19 cycles (HP)
				-	Hit	0	
	Yes	Instruction	Read	-	Miss	N _{MISS}	- Critical word (miss) - Dependent on bus load - Unloaded is 10 cycles (LP) and 19 cycles (HP)
	Yes	Data ²	Write	-	Available	0	
				-	Unavail- able	N _{WR}	<ul> <li>- 32-entry, 128b line buffer (LRU allocated)</li> <li>- Sub-128b writes are accumulated into buffer</li> <li>- Writes are flushed based on time, evic- tion or flush command</li> <li>- Dependent on bus load</li> <li>- Unloaded is 0 cycles</li> </ul>
				-	Hit	0	
MSPI	Rea		Read	-	Miss	N _{RD}	<ul> <li>Critical word (miss)</li> <li>Hits serviced from 32-entry 128b line buffer</li> <li>Dependent on bus load</li> <li>Unloaded is 39-45 cycles (LP) and 77-89 cycles (HP)³</li> </ul>
				-	Hit	0	
	Yes	Instruction (XiP)	Read	-	Miss	N _{MISS}	<ul> <li>Critical word (miss)</li> <li>Dependent on bus load</li> <li>Unloaded is 39-45 cycles (LP) and 77-89 cycles (HP) + MSPI bus latency (varies by device)³</li> </ul>
				-	Hit	0	
NVM	Yes	Instruction/ Data	Read	-	Miss	N _{MISS}	- Critical word (miss) - Dependent on bus load - Unloaded is 11 cycles (LP) and 21 cycles (HP)

#### Table 3: Wait States for Accesses to/from the CPU and Memory/Storage Elements

1. Cache slot available/unavailable on a write, or hit/miss on a read

2. Memory-mapped MSPI data accesses incur the same latency concerns as instruction (XIP) accesses, which is dependent on MSPI bus width, frequency and turnaround time.


3. MSPI wait states are affected by DQS mode and the TURNAROUND settings.

# 4.4 One-Time Programmable (OTP) Memory

There is up to 16 kB of OTP memory on the Apollo4 Plus SoC. It is partitioned into 3 primary sections - Ambig trim, Customer trim and Secure OTP. Each partition is OTP protected via hardware.

The Ambiq Trim OTP partition is used to store trims required for the per-chip functionality and optimization. These trims are provisioned at manufacturing. The Customer Trim OTP partition is used to store trims specific to customer implementation (e.g. buck configuration). These trims can be provisioned at customer manufacturing or as part of a trim update in the field. The Secure OTP partition is exclusively controlled by the crypto hardware. This partition is provisioned at different stages of the device life cycle using secure provisioning utilities.

# 5. Reset Generator (RSTGEN)



#### Figure 10. Block diagram for the Reset Generator Module

# 5.1 Functional Overview

The Reset Generator Module (RSTGEN) monitors a variety of reset signals and asserts the active low system reset (SYSRESETn) accordingly. A reset causes the entire system to be re-initialized, and the cause of the most recent reset is indicated by the STAT register.

Reset sources are described in the subsequent sections and include:

- External reset pin (RSTn)
- Power-on event
- Brown-out events
- Software request (SYSRESETREQn)
- Watchdog expiration

Please refer to the RSTGEN registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# 5.2 External Reset Pin

The active-low RSTn pin can be used to generate a reset using an off-chip component (e.g., a pushbutton). An internal pull-up resistor in the RSTn pad enables optional floating of the RSTn pin, and a debounce circuit ensures that bounce glitches on RSTn does not cause unintentional resets. The RSTn pin is not maskable. An internal pull-down device will be active during a brownout event pulling the RSTn pin low. See Figure 11.




Figure 11. Block diagram of circuitry for Reset pin

# 5.3 Power-on Event

An integrated power-on detector monitors the supply voltage and keeps SYSRESETn asserted while VDD is below the rising power-on voltage,  $V_{POR+}$ . When VDD rises above  $V_{POR}$  at initial power on, the reset module will initialize the low power analog circuitry followed by de-assertion of SYSRESETn, and normal operation proceeds. SYSRESETn is re-asserted as soon as VDD falls below the falling power-on voltage,  $V_{POR+}$ . The power-on reset signal, PORn, is not maskable.

#### NOTE

As described in erratum ERR087, a POR failure may occur during power-on. The POR design includes a level-shifter without isolation control and during power up, the uncontrolled level-shifter may cause loss of reset in the AOH domain. This in turn could incorrectly enable a strong pull-down path for the SIMOBUCK voltage. The MEMLDO will fail to power up VDDF because of the excessive loading when the SIMOBUCK voltage is pulled down enough.

The system may fail to power up properly when VDDC/VDDF does not reach specified minimum voltage during POR.

The recommended workaround is to connect a 2.2  $\mu F$  capacitor between VDDF and VDD (VDD supply to VDDP/VDDH/VDDA).

# 5.4 Brown-out Events

There are multiple brownout detectors in the Apollo4 family. An integrated brown-out detector monitors the primary supply voltage and causes an automatic and non-configurable reset when the voltage has fallen below the low brownout threshold (BODL). An optional reset or interrupt can be enabled when the brown-out detector indicates the supply voltage has fallen below the high brownout threshold (BODH).

NOTE

WARNING: The brown out high reset should not be enabled if the supply voltage is lower than the BODH reset level (2.1V). Enabling this reset (RSTGEN_CFG_BODHREN = 1) in this situation causes repeated resets.

In addition, there are individual brownout detector monitors integrated within the core/memory which cause separate/maskable reset assertions when the voltage falls below critical level for the respective voltage rails - VDDC, VDDC_LV, VDDS or VDDF. In the event the primary supply voltage falls below its high brownout threshold (BODH), or any of the other supplies fall below its corresponding core/memory threshold if enabled, the reset module will initiate a system reset, enabling the RSTn pull-down and driving the reset pin low. The occurrence of a BODH reset will be reflected by the setting of the BODH bit in the RSTGEN's INTSTAT Register after reset, and similarly for the other four selectable resets.

In the event of a brownout detection, the following functionality is maintained until a power down detection occurs.


- All RTC registers retain state.
- RTC and STIMER counters continue operation from 32 kHz XTAL or from LFRC (if below BODL). If clock sources stop oscillating at very low voltage, the RTC and STIMER will continue to maintain state.
- Clock configuration registers retain state.

#### 5.5 Software Reset

A reset may be generated via software using the Application Interrupt and Reset Control Register (AIRCR) defined in the Cortex-M4. For additional information on the AIRCR, see the Arm document titled "Cortex-M4 Devices Generic User Guide." The software reset request is not maskable. A second source for the identical software reset functionality is made available through the SWPOR register in the RSTGEN peripheral module.

# 5.6 Watchdog Reset

The Watchdog Timer sub-module generates an interrupt if it has not been properly managed by software within a pre-defined time. The watchdog reset is maskable.



# 6. Clock Generator (CLKGEN)

Figure 12. Block diagram for the Clock Generator

# 6.1 Features

The Apollo4 Plus SoC clock generation subsystem is responsible for generating all of the primary and derived clocks in the SoC.

- Independent frequency scaling for various SoC subsystems
- Ultra low power, low frequency clock generation with XTAL calibration
- Programmable I/O clock dividers
- High precision audio clock generation

#### NOTE

When enabling a module which automatically starts clocking with a default clock source, or when changing the clock source for any enabled module, there is a required 30  $\mu s$  settling time for the selected clock.

Please refer to the CLKGEN registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# 6.2 Functional Overview

A high-level view of the Clock Generator Module, which supplies all clocks required by the Apollo4 Plus SoC, is shown in Figure 12. Note that the output clock frequencies from the clock sources are nominal values. Consult the Electrical Characteristics section for specified values.

The clock generation subsystem consists of the following sub-modules:

- High frequency XTAL oscillator circuit
- Low frequency XTAL oscillator circuit
- 2x High frequency RC oscillator
- Low frequency RC oscillator
- High frequency PLL circuits
- SoC clock generation logic
- Audio subsystem clock generation logic

The high frequency RC block (HFRC) provides all the primary clocks for the high frequency digital processing blocks in the SoC except for audio, radio and HP mode clocks. These clocks are gated/ selected based on performance requirements. The digital clocks are isolated to avoid noise injection into the critical clocks for audio and radio communications. Additionally, the high frequency digital clock is programmatically divided to generate the various I/O clocks in the system. All high frequency clocks can be gated if not needed. The HFRC also supports a frequency-locked loop (FLL) circuit to ensure the HFRC oscillator locks to a specific frequency range to ensure high quality/low ppm output reference as needed to meet audio clock quality requirements. Although the HFRC can be calibrated to a variety of input reference clocks, the primary clock reference is the 32 kHz XTAL input.

The PLLs are used to create the clocks needed for the USB and Display subsystem.

The second high frequency RC block (HFRC2) provides a high accuracy clock required for audio applications. The HFRC2 supports a FLL circuit to ensure the HFRC2 oscillator locks to a specific frequency range to ensure high quality/low ppm output reference. Although the HFRC2 can be calibrated to a variety of input reference clocks, the primary clock reference is the HF XTAL input.

The low frequency RC block (LFRC) provides the low frequency clocks for timers and other logic within the SoC. The LFRC takes either the high frequency or low frequency XTAL as source.

The high frequency XTAL sets the primary clock input for the audio and radio subsystems. For configurations using Ambiq BlueSPOT, the XTAL is 32 MHz. However, additional XTAL frequencies need to be supported for different configurations. An external clock request is sourced to indicate the XTAL is needed by the external device. This is used in coordination with internal clock request logic to determine if the XTAL can be powered down.

#### NOTE

There is a limitation related with deepsleep mode when using XTALHS (XO32M) as a module clock source. In deepsleep mode, since MCUL and MCUH power domains are shut down for power saving, XTALHS cannot be selected as the clock source for those modules for which XTALHS is offered (PDM, I2S or AUDADC) because the clock signal path passes through MCUL and MCUH domains.

The divN functionality provides integer divide ratio to generate the appropriate frequencies (e.g., 24.576 MHz or a 22.579 MHz to support 44.1 kHz sampling) needed for audio use cases. A bypass option also allows the HF XTAL to be used directly (in the case a 24.576 MHz or 22.579 MHz XTAL can be used for audio only).

An output clock is generated from the HF XTAL circuit to support external radio clocking. This output clock is intended to be high quality to ensure radio requirements can be met.

#### 6.3 Low Frequency RC Oscillator (LFRC)

The low power LFRC, with a nominal frequency of 900 Hz, is used when short term frequency accuracy is not important. It also supplies clocks for SIMO buck regulator in low power mode (32 kHz) as well as some basic state machines and is always enabled.

# 6.4 High Precision XT Oscillator (XT)

The high accuracy XT Oscillator is tuned to an external 32.768 kHz crystal, and has a nominal frequency of 32.768 kHz. It is used when frequency accuracy is critically important. Because a crystal oscillator uses a significant amount of power, the XT is only enabled when an internal module is using it.

It should be noted that the XT oscillator is also optional if the requirements of the design can tolerate the internal LFRC/HFRC oscillator specifications. It should also be noted that external capacitors are not required to tune an internal divided clock of the crystal input to achieve a precise scaling of 32.768 kHz. This is handled within the Apollo4 Plus SoC.

#### NOTE

The XTAL is highly sensitive to external leakage on the XI pin. Therefore it is recommended to minimize the components on XI and to use extremely low leakage load capacitors.

The RTC clock source, either the LFRC Oscillator or the XT Oscillator, is selected via the CLKGEN_OCTRL_OSEL bit. If the XT Oscillator experiences a temporary failure and subsequently restarts, the Apollo4 Plus SoC will switch back to the XT Oscillator.

# 6.5 High Frequency RC Oscillator (HFRC)

The high frequency HFRC Oscillator, with a nominal frequency of 96 MHz, is used to supply all high frequency clocks in the Apollo4 Plus SoC such as the processor clock for the Arm core, memories and many peripheral modules. Digital calibration is not supported for the HFRC, but its frequency may be automatically adjusted by the Auto-adjustment function which is a combination of analog and digital operations.

The HFRC is enabled only when it is required by an internal module. When the Arm core goes into a sleep mode, the HFRC will be disabled unless another module is using it. If the Arm core goes into deep sleep mode, the HFRC will be powered down when it is not needed. When the HFRC is powered up, it will take a few microseconds for it to begin oscillating, and a few more microseconds before the output is completely stable. In order to prevent erroneous internal clocks from occurring, the internal clocks are gated until the HFRC is stable.

The Apollo4 Plus SoC supports high frequency TurboSPOT™ burst mode.

# 7. Real Time Clock (RTC)




Figure 13. Block diagram for the Real Time Clock Module

# 7.1 Functional Overview

The Real Time Clock (RTC) Module, shown in Figure 13, provides an accurate real time measurement. Key features are:

- 100th of a second resolution
- Time is measured for the years between 1900 and 2199
- Automatic leap year calculation
- Hours are specified in 24 hour mode
- Alarm precise to 1/100 second
- Alarm interval every 100th second, 10th second, second, minute, hour, day, week, month or year.
- 100 Hz input clock taken from either the high accuracy XT Oscillator or the low power LFRC Oscillator.

# 7.2 Additional Information

Please refer to the RTC registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

Please consult the Apollo4 Family Programmer's Guide for additional information about CLKGEN and RTC Module operations.

# 8. Security

# 8.1 Functional Overview

The Apollo4 Plus SoC supports the Arm Platform Security Architecture (PSA) and is Level 1 compliant. It provides robust system level security leveraging Ambiq's SecureSPOTTM technology.

The Apollo4 Plus SoC supports the following security features:

- Secure Boot
- Secure Over-the-Air (OTA) Updates
- Secure Wired Updates
- Secure Key Storage
- Secure Debug
- Key Revocation
- Crypto Acceleration
- True Random Number Generator (TRNG)
- CRC32
- External Storage In-line Encryption/Decryption

The following cryptographic features are supported:

- AES (128, 192, 256b)
  - ECB, CBC, CTR, OFB
  - CMAC, CBC-MAC, AES-CCM, AES_GCM
- AES Key Wrapping
- Diffie-Hellman (1024, 2048, 3072b)
  - ANSI X9.42-2003: Public Key Cryptography for the Financial Services Industry: Agreement of Symmetric Keys Using Discrete Logarithm Cryptography.
  - Public-Key Cryptography Standards (PKCS) #3: Diffie-Hellman Key Agreement Standard.
- ECC Key Generation (NIST and 25519 curves)
- ECIES
- ECDSA
- ECDH
- SHA1/SHA224/SHA256
- HKDF
- KDF

- NIST SP 800-108: Recommendation for Key Derivation Using Pseudo-random Functions

- RSA PKCS#1 (2048, 3072, 4096b)
  - Public-Key Cryptography Standards (PKCS) #1 v2.1: RSA Cryptography Specifications
  - Public-Key Cryptography Standards (PKCS) #1 v1.5: RSA Encryption
- RSA Key Generation
- TRNG
  - BSI AIS-31: Functionality Classes and Evaluation Methodology for True Random Number Generators.
- NIST SP 800-90B: Recommendation for the Entropy Sources Used for Random Bit Generation.

The Apollo4 Plus SoC adheres to the Arm Platform Security Architecture (PSA). This establishes a secure processing environment that isolates security critical functionality and data from application software. The basis of the secure processing environment is a secure boot. This leverages the immutable Root-of-Trust (RoT) based on a set of hardware primitives which ensure trusted boot of the device. Maintaining the chain of trust is critical. Apollo4 provides robust security services to support Over-the-Air (OTA) updates, wired updates and secure debug sessions.

# 8.2 Secure Boot

The Secure Boot feature on the Apollo4 Plus SoC provides a secure foundation for customer firmware/ services. The secure Bootloader provides authentication, decryption and integrity validation for all firmware upon installation and boot/reset. Secure Bootloader provides firmware recovery and OTA update support.

Secure Boot policy can be used to direct the secure Bootloader based on the customer security requirements.

A high level flow diagram of the Secure Boot process is illustrated in Figure 14. See separate Security document(s) for more details.




Figure 14. Secure Boot Flow

#### NOTE

The Apollo4 SDK uses dynamic trim adjustments for different operating modes. The software keeps track of the state using global variables to ensure trim adjustments are only applied once. However, if the user's design includes a secondary bootloader, the global software state is not enough to prevent multiple trim adjustments.

The SDK function am_hal_pwrctrl_settings_restore() was introduced in SDK 4.1.0, which must be called from the base application (e.g., secondary bootloader) before transitioning to another application.

# 8.3 Secure OTA

The Apollo4 Plus SoC supports secure OTA leveraging the Ambiq secure Bootloader. Customers can update any firmware component securely as directed via the security policy configuration in OTP.

The basic flow is shown in Figure 15.




Figure 15. Secure OTA Flow

# 8.4 Secure Key Storage

Key material is managed by hardware and exposed to software via security APIs on the Apollo4 Plus SoC. The keys are stored securely in OTP memory and are never directly accessible to software. Certain key material is used/accessible only during certain life cycle state of the device. These are mainly used for provisioning of the device. See the "Apollo4 Family Security User's Guide" for more details.

NOTE Secure Life Cycle State (LCS) is not supported.

# 8.5 External Flash In-line Encrypt/Decrypt

External flash is supported on Apollo4 Plus SoC via the MSPI controller interface. The MSPI controller supports in-line encrypt/decrypt to enable customers to securely store firmware or any other secure image data in external flash without concern of the firmware/data confidentiality being compromised.

The Ambiq secure in-line encrypt/decrypt provides robust, high performance and extremely low power protection for external flash contents. Ambiq's in-line encrypt/decrypt enables truly in-line capability that does not degrade performance when asking external flash.

For more details on the in-line support, See "MSPI Master Module" on page 255.

# 8.6 Secure Life Cycle States

The Apollo4 Plus SoC supports the following life cycle states:

- Chip Manufacturer (CM)
- Device Manufacturer (DM)
- Secure
- RMA

The life cycles are managed by hardware and OTP. See the Apollo4 Security Whitepaper for more details.

# 8.7 Crypto Subsystem




Figure 16. Crypto Subsystem

The crypto subsystem provides the following features:

- Cryptographic acceleration for the protection of data-in-transit and data-at-rest.
- Protection of various assets belonging to the chip manufacturer (ICV) or device manufacturer (OEM).
   Service operators provide services over the target device and the end product. These asset protection features include:
  - Image verification at boot/during runtime
  - Authenticated debug
  - Random number generation
  - Security life cycle state management
  - Asset Provisioning

The following standard specifications are supported:

- FIPS Publication 186-4: Digital Signature Standard (DSS), July 2013, compliant with sections 5.1, 6.2, 6.3, 6.4, B.1.2, B.2.2, B.3.6, B.4.2, C.3.1, C.3.3, C.3.5, C.9, and D.1.2.
- FIPS Publication 197: Advanced Encryption Standard, support only 128-bit and 256-bit keys.
- NIST SP 800-38A: Recommendation for Block Cipher Modes of Operation: Methods and Techniques, compliant with sections 6.1, 6.2, 6.4, and 6.5.
- NIST SP 800-38B: Recommendation for Block Cipher Modes of Operation: the CMAC Mode for Authentication
- NIST SP 800-108: Recommendation for Key Derivation Using Pseudo-random Functions, compliant with section 5.1.
- Standards for Efficient Cryptography Group (SECG): SEC1 Elliptic Curve Cryptography, 2000, compliant with sections 2.1.1, 2.2.1, 3.1.1, 3.2, 3.3.1, 3.6.1, 4, and 6.1.

The crypto subsystem provides the cryptographic acceleration and isolation required to support the Apollo4 security model. These services are managed by software to support private and public-side cryptographic functions.

# **Blank Page**

# 9. Counter/Timer Module (TIMER)




Figure 17. Block Diagram for One Counter/Timer

# 9.1 Functional Overview

The Apollo4 Plus SoC Timer/Counter module includes sixteen Timer/Counters, one of which is shown in Figure 17. This is in addition to a system timer as described in the System Timer chapter. Each Timer/ Counter includes a very low power asynchronous 32-bit counter. Each Timer/Counter has external pin connections using any GPIO pads as outputs for each of the two comparators. As well, any GPIO can be selected as the clock or trigger source for any of the timers.

#### NOTE

The Timer/Counter module no longer offers the HCLK_DIV4 as a timer clock option.

Please refer to the TIMER registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

The features of the Timer Module are as follows:

- Sixteen 32-bit binary up-counters used for simple waveform generation, timed interrupt sources, and counting applications.
- Five selectable timer modes EDGE, UPCOUNT, PWM, SINGLEPATTERN and REPEATPATTERN.
- Each timer (TIMERn, where n = 0 to 15) has 2 interrupts, TMRn0INT and TMRn1INT.
  - In EDGE, UPCOUNT and PWM MODES, TMRn0INT is generated when the value of TIMERn matches the TMRnCMP0 value, and TMRn1INT is generated when the value of TIMERn matches the TMRnC-MP1 value.
  - In SINGLEPATTERN and REPEATPATTERN modes, the TMRn0INT interrupt, if enabled, is triggered when the TMRnLMT value is reached. If TMRnLMT was initially set to 31, then TMRn1INT will also be triggered if enabled.

- Each timer has two outputs (OUT0 and OUT1) which are controlled by the CMP0 and CMP1 registers based on timer mode and each can be inverted independently.
- Each timer can interface to any GPIO, allowing any GPIO to be driven by any timer output and any GPIO to be used as a timer's clock or trigger.
- All timers are fully independent but can be linked by clocking one timer from another's output.
- Clock sources include several sources from CLKGEN, another timer's output, or any GPIO input.
- Each timer supports an optional trigger condition which starts the timer.
- Counter value may be written directly; otherwise CTRLn_CLR bit initializes the counter for the selected mode.
- CTRLn_TMRnLMT field can be set to generate 1-255 repetitions of a waveform (0=unlimited). The TMRnLMTVAL register can be read to see the instantaneous repetition value during operation.
- All timers are up-counters and CMP0 defines the end of a counter cycle; timer either stops or repeats. CMP1 is a secondary comparator.

#### NOTE

DOWNCOUNT mode is no longer supported on any Apollo4 family device.

#### NOTE

CMP0 and CMP1 values should not be changed when the TIMER is running so as not to corrupt the counter.

#### NOTE

The CTIMER module used on Apollo3 Blue and earlier SoCs is not used on the Apollo4 Plus SoC. Although similar in design and use, the upgraded timer module on the Apollo4 Plus SoC has differences which should be understood if migrating from an earlier Apollo device.

# 9.2 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about TIMER Module operations.

# **10.** System Timer (STIMER)




Figure 18. Block Diagram for the System Timer

# **10.1 Functional Overview**

The Apollo4 Plus SoC System Timer (STIMER), shown above in Figure 18, tracks the global synchronized counter. It can be used for RTOS scheduling and real-time system tracking. This timer is provided in addition to the other timer peripherals to enable software/firmware to have a simple, globally synchronized timer source.

Please refer to the STIMER registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

The System Timer (STIMER) Module provides real time measurement for all task scheduling, sensor sample rate calibration, and tracking of real time and calendar maintenance. Key features are:

- 32-bit binary counter used for RTOS scheduling decisions.
- Eight 32-bit compare and interrupt registers to facilitate light weight scheduling (designs without RTOS).
- Accurate scheduling of comparator interrupts
- Only offsets from "NOW" are written to comparator registers.
- Maintains real time epoch for applications.
- Overflow interrupt to allow firmware to keep the extended part (more than 32-bits) of real time epoch.
- Time stamping hardware for multiple sensor streams (4 capture registers).
- Firmware handling of odd calculations such as Leap Second. It also handles things like surprise/legislated changes to the daylight savings time transition dates.
- Firmware handling of 1024 versus 1000 scaling of real time conversions.

- Only reset by POA (Power On Analog system cold reset) so that it retains time across all POI and POR (system warm reset) events except full power cycles.
- Contains three 32-bit NVRAM registers that are only reset by POA to maintain real time offset from epoch.
- Programmable external GPIO trigger and/or PWM trigger on capture (required for sensor synchronization)

The heart of the STIMER is a single 32-bit counter that keeps track of current time for the application running on the Apollo4 Plus SoC. This counter is reset at the actual power cycle reset of the SoC. It is generally never reset or changed again. Up to eight 32-bit comparator registers can be loaded each of which can generate an interrupt signal to the NVIC. Comparators A through H generate interrupt A through H while capture registers A through D and the overflow event generate interrupt I, all the way to the NVIC. Thus the scheduler can run these 9 interrupts at different priorities in the NVIC.

The comparator interrupts are each used to schedule a function (task) to run for the application. Thus these tasks run on interrupt levels at priorities lower than the I/O interrupts.

The overflow interrupt allows firmware to keep track of real time beyond that maintained in the 32-bit timer.

# **10.2 Additional Information**

Please consult the Apollo4 Family Programmer's Guide for additional information about CLKGEN and RTC Module operations.

# **11. Watchdog Timer (WDT)**




Figure 19. Block Diagram for the Watchdog Timer Module

# 11.1 Functional Overview

The Watchdog Timer (WDT), shown in Figure 19, is used to ensure that software is operational, by resetting the Apollo4 Plus SoC if the WDT reaches a configurable value before being cleared by software. The WDT can be clocked by one of four selectable prescalers of the always active low-power LFRC clock, but is nominally clocked at 128 Hz. The WDT may be locked to ensure that software cannot disable its functionality, in which case the WDTCFG register cannot be accidentally reprogrammed. An interrupt can also be generated at a different counter value to implement an early warning function.


#### NOTE

The RESEN bit in the WDT_CFG register must be set and the WDREN bit in the RSTGEN_CFG register must be set to enable a watchdog timer reset condition.

Please refer to the WDT registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# **11.2 Additional Information**

Please consult the Apollo4 Plus SoC Programmer's Guide for additional information about WDT Module operations.



# **12. General Purpose Input/Output (GPIO)**

Figure 20. Block diagram for the General Purpose I/O (GPIO) Module

# 12.1 Functional Overview

The General Purpose I/O and Pad Configuration (GPIO) Module, shown in Figure 20, controls connections to up to 105 digital/analog pads¹. Each pad may be connected to a variety of module interface signals, with all pad input and output selection and control managed by the GPIO module. In addition, any pad may function as a general purpose input and/or output pad which may be configured for a variety of external functions. Each GPIO may be configured to generate an interrupt when a transition occurs on the input. In addition, any GPIO pad brought out to an external pin may be configured as any available chip enable for any IOM or the Display Controller.

For the Apollo4 Plus SoC, the pins available for chip enables for the MSPI instances are limited to: GPIO14, 46, 52, 56, 57, 60, 73, 75, 83, 84, 85, 86, 91 and 93.

See Table 1 - Pin List and Function Table in section 1 for a list of available pin function settings.

Please refer to the GPIO and FPIO registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

NOTE

Once the PADKEY is written, it should be explicitly cleared (with a non-key value) after GPIO configuration register updates are complete.

^{1.} GPIO105-127 are reserved and unavailable for use. Not all 105 GPIO are available on all members of the Apollo4 family.

# **12.2 Pad Configuration Functions**

Each GPIO on the Apollo4 Plus SoC can be configured as one of several functions according to the Pin Mapping tables starting with Table 5.

The GPIO_PINCFGn (n = 0 to 104) registers are used to control the function of each pad. Note that the GPIO_PADKEY Register must be set to the value 0x73 in order to write the PINCFGn registers. The GPIO_PINCFGn_FNCSELn (n = 0 to 104) field selects one of up to twelve signals to be used for each pad. Functions are grouped by module per the color coding shown in Table 7. There are several special pad types which are used upon selection of specific pad functions, and these Special Pad Types are defined in Table 8.

#### NOTE

Although there are 128 GPIO_PINCFGn registers present on the chip, the number of pads brought out to pins is limited by the package used. For any pad not brought out to an external pin, it is advised not to change the default settings for any of its configuration registers, as it may result in a state which has not been validated, and unintended device operation may occur.

The GPIO_PINCFGn_DSn field controls the drive strength of each pad. A drive strength of either 0.1 of full strength (0P1X) or half strength (0P5X) may be selected for any GPIO pin, and 3/4 full strength (0P75X) and full strength (1P0X) are additionally offered on select GPIO pins.

For all pads associated with external pins (non-virtual), the GPIO_PINCFG_PULLCFGn field enables a weak pull-down (50K) or a selection of 6 values of pull-up resistor settings - 1.5K, 6K, 12K, 24K, 50K or 100K.

#### NOTE

Due to erratum ERR046, function selections Force Input Enable Active (FIEN) and Force Output Enable Active (FOEN) in the PINCFG0 register are not operational for GPIO0. All other selectable functions for GPIO0 work as documented, and FIEN/FOEN operations on other GPIO are not affected by this erratum.

Normally, when either the FIEN and FOEN bit is set for a GPIO, input or output enable is active regardless of the function selected for the GPIO. Otherwise the selected function will enable the output only when needed. This functionality does not work on GPIO0.

The I/O voltage source reference for each pad as listed in the right-most column of the following Pin Mapping tables equates to the corresponding voltage supply shown in Table 4.

I/O Reference	Voltage Supply
0	VDDAUDD
1	VDDH
2	VDDH2

#### Table 4: I/O Pin Voltage Source

#### NOTE

Use of the DPI-2 interface, which includes pad functions DISP_D0 - DISP_D23, DISP_VS, DISP_HS, DISP_DE, DISP_PCLK, DISP_SD and DISP_CM, is not recommended or supported.

#### NOTE

The Secure Bootloader (SBL) uses GPIO28 as the SWO output to make bootup status/information available to the user. This pin is configured as an output and will toggle during bootup. Care should be taken by the user in connecting this pin to an external peripheral.

#### NOTE

Pads 37 through 45 have two functions for FNCSEL0 which are associated with data lines for MSPI0 or MSPI1. The setting of the DEVCFG0 field of the MSPI module's DEV0CFG register specifies which of the two MSPI lines uses these pads.

Note that when configuring these pads for the upper 9 data lines for **hex mode** on **MSPI0**, with pads 64 through 73 configured for the remaining lines for 16-bit data connection to a PSRAM device, the PSRAM control register is still in octal mode. Therefore, the connection needs to be an octal interface for the initial configuration. After configuring the PSRAM for hex interface, then MSPI0 can be re-configured for hex interface with the following settings:

- 1. Set FNCSEL of GPIO64 to GPIO73 and GPIO37 to GPIO45 to 0.
- 2. Set MSPI0's DEV0CFG_DEVCFG0 field for hex interface.
- 3. Set MSPI0's PADOUTEN_OUTEN field for hex interface.

Pad					PADnFNC	SEL						I/O Voltage
i du	0	1	2	3	4	5	6	7	9	10	11	Volt Volt
0	SWTRACECLK	SLSCL	SLSCK	GPIO00	UART0TX	UART1TX	CT0	NCE0	VCMPO	-	FPIO00	1
1	SWTRACE0	SLSDAWIR3	SLMOSI	GPIO01	UART2TX	UART3TX	CT1	NCE1	VCMPO	-	FPIO01	1
2	SWTRACE1	SLMISO	TRIG1	GPIO02	UARTORX	UART1RX	CT2	NCE2	VCMPO	-	FPIO02	1
3	SWTRACE2	SLnCE	SWO	GPI003	UART2RX	UART3RX	CT3	NCE3	-	-	FPIO03	1
4	SWTRACE3	SLINT	32KHzXT	GPIO04	UARTORTS	UART1RTS	CT4	NCE4	I2S0 SDIN	I2S1 SDIN	FPIO04	1
5	MOSCL	MOSCK	I2S0_CLK	GPIO05	UART2RTS	UART3RTS	CT5	NCE5	-	I2S1_CLK	FPIO05	1
6	M0SDAWIR3	MOMOSI	I2S0 DATA	GPIO06	UART0CTS	UART1CTS	CT6	NCE6	I2S0 SDOUT	I2S1 SDOUT	FPIO06	1
7	MOMISO	TRIG0	1250_DATA	GPIO00	UART2CTS	UART3CTS	CT7	NCE0	-	I2S1_3D001	FPIO00	1
8	CMPRF1	TRIG0	-	GPIO07 GPIO08	MISCL	MISCK	CT7	NCE7	-	-	FPIO07 FPIO08	2
9			-				CT8 CT9		-	-		2
	CMPRF0	TRIG2	_	GPIO09	M1SDAWIR3	M1MOSI		NCE9		-	FPIO09	
10	CMPIN0	TRIG3	-	GPIO10	M1MISO		CT10	NCE10	DISP_TE	-	FPIO10	2
11	CMPIN1	TRIG0	I2S0_CLK	GPIO11	UART2RX	UART3RX	CT11	NCE11	-	-	FPIO11	2
12	ADCSE7	TRIG1	I2S0_DATA	GPIO12	UART0TX	UART1TX	CT12	NCE12	CMPRF2	I2S0_SDOUT	FPIO12	2
13	ADCSE6	TRIG2	12S0_WS	GPIO13	UART2TX	UART3TX	CT13	NCE13	-	-	FPIO13	2
14	ADCSE5	TRIG3	-	GPIO14	-	UART1RX	CT14	NCE14	-	I2S0_SDIN	FPIO14	2
15	ADCSE4	TRIG0	-	GPIO15	-	UART3RX	CT15	NCE15	-	REFCLK_EXT	FPIO15	2
16	ADCSE3	TRIG1	I2S1_CLK	GPIO16	-	UART1RTS	CT16	NCE16	-	-	FPIO16	2
17	ADCSE2	TRIG2	I2S1_DATA	GPIO17	-	UART3RTS	CT17	NCE17	I2S1_SDOUT	-	FPIO17	2
18	ADCSE1	-	I2S1_WS	GPIO18	UART0CTS	UART1CTS	CT18	NCE18	-	-	FPIO18	2
19	ADCSE0	-	-	GPIO19	UART2CTS	UART3CTS	CT19	NCE19	I2S1_SDIN	-	FPIO19	2
20	SWDCK	TRIG1	-	GPIO20	UART0TX	UART1TX	CT20	NCE20	-	-	FPIO20	1
21	SWDIO	TRIG2	-	GPIO21	UART2TX	UART3TX	CT21	NCE21	-	-	FPIO21	1
22	M7SCL	M7SCK	SWO	GPIO22	UART0RX	UART1RX	CT22	NCE22	VCMPO	-	FPIO22	2
23	M7SDAWIR3	M7MOSI	SWO	GPIO23	UART2RX	UART3RX	CT23	NCE23	VCMPO	-	FPIO23	2
24	M7MISO	TRIG3	SWO	GPIO24	UART0RTS	UART1RTS	CT24	NCE24		-	FPIO24	2
25	M2SCL	M2SCK	-	GPIO25	-	-	CT25	NCE25	-	-	FPIO25	1
26	M2SDAWIR3	M2MOSI	-	GPIO26	-	-	CT26	NCE26	VCMPO	-	FPIO26	1
27	M2MISO	TRIG0	-	GPIO27	-	_	CT27	NCE27	I2S0 SDIN	-	FPIO27	1
28	SWO	VCMPO	I2S0 CLK	GPIO28	UART2CTS	-	CT28	NCE28	-	-	FPIO28	1
29	TRIG0	VCMPO	1200_0ER	GPI029	UART1CTS	-	CT29	NCE29	I2S0_SDOUT	-	FPIO29	1
30	TRIG1	VCMPO	1250_DATA	GPIO30	UARTOTX	-	CT30	NCE30	1230_30001	-	FPIO30	1
30	M3SCL	M3SCK	-	GPIO30	UART2TX	-	CT30	NCE30	VCMPO	-	FPIO30	1
31	M3SDAWIR3	M3MOSI		GPI031 GPI032	UART2TX	-	CT32	NCE31	VCIMPO	-	FPIO31 FPIO32	1
32	M3MISO	CLKOUT	-		UART2RX	-	CT32	NCE32	DISP TE	-	FPIO32 FPIO33	1
33			SWO	GPIO33		-			VCMP0			
	M4SCL	M4SCK		GPIO34	UARTOTX	-	CT34	NCE34		-	FPIO34	1
35	M4SDAWIR3	M4MOSI	SWO	GPIO35	UART2TX	UART3TX	CT35	NCE35	VCMPO	-	FPIO35	1
36	M4MISO	TRIG0	SWO	GPIO36	UART0RX	UART1RX	CT36	NCE36	-	-	FPIO36	1
37	MSPI0_10 / MSPI1_0	TRIG1	32KHzXT	GPIO37	UART2RX	DISP_D15	CT37	NCE37	-	-	FPIO37	1
38	MSPI0_11 / MSPI1_1	TRIG2	SWTRACECLK	GPIO38	UART0RTS	DISP_D16	CT38	NCE38	-	-	FPIO38	1
39	MSPI0_12 / MSPI1_2	TRIG3	SWTRACE0	GPIO39	UART2RTS	DISP_D17	CT39	NCE39	-	-	FPIO39	1
40	MSPI0_13 / MSPI1_3	TRIG1	SWTRACE1	GPIO40	UART0CTS	DISP_D18	CT40	NCE40	-	-	FPIO40	1
41	MSPI0_14 / MSPI1_4	TRIG0	SWTRACE2	GPIO41	UART0TX	DISP_D19	CT41	NCE41	SWO	-	FPIO41	1
42	MSPI0_15 / MSPI1_5	TRIG2	SWTRACE3	GPIO42	UART2TX	DISP_D20	CT42	NCE42	-	-	FPIO42	1
43	MSPI0_16 / MSPI1_6	TRIG3	SWTRACECTL	GPIO43	UART0RX	DISP_D21	CT43	NCE43	-	-	FPIO43	1
44	MSPI0_17 / MSPI1_7	TRIG1	SWO	GPIO44	UART2RX	DISP_D22	CT44	NCE44	VCMPO	-	FPIO44	1
45	MSPI0_18 / MSPI1_8	TRIG2	32KHzXT	GPIO45	UART0TX	DISP_D23	CT45	NCE45	-	-	FPIO45	1
46	MSPI1_9	TRIG3	CLKOUT_32M	GPIO46	UART2TX	UART3TX	CT46	NCE46	I2S1_SDIN	I2S0_SDIN	FPIO46	1
47	M5SCL	M5SCK	I2S1_CLK	GPIO47	UART0RX	UART1RX	CT47	NCE47	-	I2S0_CLK	FPIO47	1
48	M5SDAWIR3	M5MOSI	I2S1_DATA	GPIO48	UART2RX	UART3RX	CT48	NCE48	I2S1_SDOUT	I2S0_SDOUT	FPIO48	1
49	M5MISO	TRIG0	 I2S1_WS	GPIO49	UART0RTS	UART1RTS	CT49	NCE49	-	 I2S0_WS	FPIO49	1
50	PDM0 CLK	TRIG0	SWTRACECLK	GPIO50	UART2RTS	UART3RTS	CT50	NCE50	DISP TE	-	FPIO50	0
51	PDM0 DATA	TRIG1	SWTRACE0	GPIO51	UART0CTS	UART1CTS	CT51	NCE51	-	-	FPIO51	0
52	PDM1 CLK	TRIG2	SWTRACE1	GPIO52	UART2CTS	UART3CTS	CT52	NCE52	VCMPO	-	FPIO52	0
02		11102	STITUTOLI	011002	0/11/2010	0/11/00/10	0102			-	.11002	

#### Table 5: Apollo4 Plus SoC Pin Mapping (Pg 1)

Pad		PADnFNCSEL										I/O Voltage
	0	1	2	3	4	5	6	7	9	10	11	- No
53	PDM1_DATA	TRIG3	SWTRACE2	GPIO53	UART0TX	UART1TX	CT53	NCE53	-	-	FPIO53	0
54	PDM2_CLK	TRIG0	SWTRACE3	GPIO54	UART2TX	UART3TX	CT54	NCE54	-	-	FPIO54	0
55	PDM2_DATA	TRIG1	SWTRACECTL	GPIO55	UART0RX	UART1RX	CT55	NCE55	-	-	FPIO55	0
56	PDM3_CLK	TRIG2	SWO	GPIO56	UART2RX	UART3RX	CT56	NCE56	-	-	FPIO56	0
57	PDM3_DATA	TRIG3	SWO	GPIO57	UART0RTS	UART1RTS	CT57	NCE57	VCMPO	-	FPIO57	0
58	-	-	-	GPIO58	UART0RTS	UART3RTS	CT58	NCE58	-	-	FPIO58	1
59	-	TRIG0	-	GPIO59	UART0CTS	UART1CTS	CT59	NCE59	-	-	FPIO59	1
60	-	TRIG1	-	GPIO60	UART0TX	UART3CTS	CT60	NCE60	-	-	FPIO60	1
61	M6SCL	M6SCK	I2S1_CLK	GPIO61	UART2TX	UART3TX	CT61	NCE61	-	-	FPIO61	1
62	M6SDAWIR3	M6MOSI	I2S1_DATA	GPIO62	UART0RX	UART1RX	CT62	NCE62	I2S1_SDOUT	-	FPIO62	1
63	M6MISO	CLKOUT	I2S1_WS	GPIO63	UART2RX	UART3RX	CT63	NCE63	DISP_TE	-	FPIO63	1
64	MSPI0_0	32KHzXT	SWO	GPIO64	UART0RTS	DISP_D0	CT64	NCE64	I2S1_SDIN	-	FPIO64	1
65	MSPI0_1	32KHzXT	SWO	GPIO65	UART0CTS	DISP_D1	CT65	NCE65	-	-	FPIO65	1
66	MSPI0_2	CLKOUT	SWO	GPIO66	UART0TX	DISP_D2	CT66	NCE66	-	-	FPIO66	1
67	MSPI0_3	CLKOUT	SWO	GPIO67	UART2TX	DISP_D3	CT67	NCE67	-	-	FPIO67	1
68	MSPI0_4	SWO	-	GPIO68	UART0RX	DISP_D4	CT68	NCE68	-	-	FPIO68	1
69	MSPI0_5	32KHzXT	SWO	GPIO69	UART2RX	DISP_D5	CT69	NCE69	-	-	FPIO69	1
70	MSPI0_6	32KHzXT	SWTRACE0	GPIO70	UART0RTS	DISP_D6	CT70	NCE70	-	-	FPIO70	1
71	MSPI0_7	CLKOUT	SWTRACE1	GPIO71	UART0CTS	DISP_D7	CT71	NCE71	-	-	FPIO71	1
72	MSPI0_8	CLKOUT	SWTRACE2	GPIO72	UART0TX	DISP_D8	CT72	NCE72	VCMPO	-	FPIO72	1
73	MSPI0_9	-	SWTRACE3	GPIO73	UART2TX	DISP_D9	CT73	NCE73	-	-	FPIO73	1
74	MSPI2_0	DISP_QSPI_D0_OUT	DISP_QSPI_D0	GPIO74	UART0RX	DISP_D10	CT74	NCE74	DISP_SPI_SD	DISP_SPI_SDO	FPIO74	1
75	MSPI2_1	32KHzXT	DISP_QSPI_D1	GPIO75	UART2RX	DISP_D11	CT75	NCE75	DISP_SPI_DCX	-	FPIO75	1
76	MSPI2_2	32KHzXT	DISP_QSPI_D2	GPIO76	UART0RTS	DISP_D12	CT76	NCE76	-	-	FPIO76	1
77	MSPI2_3	-	DISP_QSPI_D3	GPI077	UART0CTS	DISP_D13	CT77	NCE77	-	-	FPIO77	1
78	MSPI2_4	-	DISP_QSPI_SCK	GPIO78	UART0TX	DISP_D14	CT78	NCE78	DISP_SPI_SCK	-	FPIO78	1
79	MSPI2_5	-	SDIF_DAT4	GPIO79	SWO	DISP_VS	CT79	NCE79	DISP_SPI_SDI	-	FPIO79	1
80	MSPI2_6	CLKOUT	SDIF_DAT5	GPIO80	SWTRACE0	DISP_HS	CT80	NCE80	-	-	FPIO80	1
81	MSPI2_7	CLKOUT	SDIF_DAT6	GPIO81	SWTRACE1	DISP_DE	CT81	NCE81	-	-	FPIO81	1
82	MSPI2_8	32KHzXT	SDIF_DAT7	GPIO82	SWTRACE2	DISP_PCLK	CT82	NCE82	-	-	FPIO82	1
83	MSPI2_9	32KHzXT	SDIF_CMD	GPIO83	SWTRACE3	DISP_SD	CT83	NCE83	-	-	FPIO83	1
84	-	-	SDIF_DAT0	GPIO84	-	-	CT84	NCE84	-	-	FPIO84	1
85	-	-	SDIF_DAT1	GPIO85	-	-	CT85	NCE85	-	-	FPIO85	1
86	-	-	SDIF_DAT2	GPIO86	-	-	CT86	NCE86	-	-	FPIO86	1
87	-	-	SDIF_DAT3	GPIO87	-	-	CT87	NCE87	DISP_TE	-	FPIO87	1
88	-	-	SDIF_CLKOUT	GPIO88	-	-	CT88	NCE88	-	-	FPIO88	1
89	-	-	-	GPIO89	-	DISP_CM	CT89	NCE89	-	-	FPIO89	1
90	-	-	-	GPIO90	-	-	CT90	NCE90	VCMPO	-	FPIO90	1
91	-	-	-	GPIO91	-	-	CT91	NCE91	VCMPO	-	FPIO91	1
92	-	-	-	GPIO92	-	-	CT92	NCE92	VCMPO	-	FPIO92	1
93	MSPI2_9	-	-	GPIO93	-	-	CT93	NCE93	VCMPO	-	FPIO93	1
94	-	-	-	GPIO94	-	-	CT94	NCE94	VCMPO	-	FPIO94	1
95	-	-	-	GPIO95	-	-	CT95	NCE95	-	-	FPIO95	1
96	-	-	-	GPIO96	-	-	CT96	NCE96	-	-	FPIO96	1
97	-	-	-	GPIO97	-	-	CT97	NCE97	-	-	FPIO97	1
98	-	-	-	GPIO98	-	-	CT98	NCE98	-	-	FPIO98	1
99	-	-	-	GPIO99	-	-	CT99	NCE99	-	-	FPIO99	1
100	-	-	-	GPIO100	-	-	CT100	NCE100	-	-	FPIO100	1
101	-	-	-	GPIO101	-	-	CT101	NCE101	-	-	FPIO101	1
102	-	-	-	GPIO102	-	-	CT102	NCE102	-	-	FPIO102	1
103	-	-	-	GPIO103	-	-	CT103	NCE103	-	-	FPIO103	1
104	-	-	-	GPIO104	-	-	CT104	NCE104	-	-	FPIO104	1

# Table 6: Apollo4 Plus SoC Pin Mapping (Pg 2)

Color/Symbol	Module					
Analog	Analog Modules (ADC, VCOMP)					
CLKOUT	Clock output					
Debug	Debug/Special					
DISPLAY	Display					
Global IOM	Shared IOM/MSPI					
GPIO	GPIO					
I2S0	I2S 0					
I2S1	I2S 1					
IOM0	IO Master 0					
IOM1	IO Master 1					
IOM2	IO Master 2					
IOM3	IO Master 3					
IOM4	IO Master 4					
IOM5	IO Master 5					
IOM6	IO Master 6					
IOM7	IO Master 7					
IOS	IO Slave					
MIPI	MIPI					
MSPI0	MSPI0					
MSPI1	MSPI1					
MSPI2	MSPI2					
PDM0	PDM 0					
PDM1	PDM 1					
PDM2	PDM 2					
PDM3	PDM 3					
SDIO	SDIO					
тст	Counter/Timers					
UART0	UART 0					
UART1	UART 1					
UART2	UART 2					
UART3	UART 3					

## Table 7: Pad Function Color Code

# NOTE

Not all derivatives and packages include all of the module instances shown in the Pad Function Color Table.

GPIO Pad Number	Function Select Number	Pad Function Name	Functional Interface	Description	Pin Type
1	1	SLSDAWIR3	IO Slave I2C	I2C Slave I/O data (I2C) 3 Wire Data (SPI)	Bidirectional Open Drain
5	0	MOSCL	IO Master 0 I2C	I2C Master 0 clock	Open Drain Output
6	0	M0SDAWIR3	IO Master 0 I2C	I2C Master 0 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain
8	4	M1SCL	IO Master 1 I2C	I2C Master 1 clock	Open Drain Output
9	4	M1SDAWIR3	IO Master 1 I2C	I2C Master 1 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain
21	0	SWDIO	Debug	Software data I/O	Bidirectional 3-state
22	0	M7SCL	IO Master 7 I2C	I2C Master 7 Clk	Bidirectional Open Drain
23	0	M7SDAWIR3	IO Master 7 I2C	I2C Master 7 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain
25	0	M2SCL	IO Master 2 I2C	I2C Master 2 clock	Open Drain Output
26	0	M2SDAWIR3	IO Master 2 I2C	I2C Master 2 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain
31	0	M3SCL	IO Master 3 I2C	I2C Master 3 clock	Open Drain Output
32	0	M3SDAWIR3	IO Master 3 I2C	I2C Master 3 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain
35	0	M4SDAWIR3	IO Master 4 I2C	I2C Master 4 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain
47	0	M5SCL	IO Master 5 I2C	I2C Master 5 Clk	Bidirectional Open Drain
48	0	M5SDAWIR3	IO Master 5 I2C	I2C Master 5 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain
61	0	M6SCL	IO Master 6 I2C	I2C Master 6 Clk	Bidirectional Open Drain
62	0	M6SDAWIR3	IO Master 6 I2C	I2C Master 6 I/O data (I2C) 3 Wire data (SPI)	Bidirectional Open Drain

### Table 8: Special Pad Types

# 12.3 Fast GPIO (FPIO)


Access to GPIO pin registers on the Apollo4 Plus SoC can be multiple CPU cycles to complete. To support certain functions that require shorter latency access, a Fast GPIO (FPIO) interface is supported. The Fast GPIO is accessed via the FPIO registers.

NOTE Retention of FPIO output pin state is not guaranteed through deep sleep.

Please refer to the FPIO registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# 12.4 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about GPIO Module operations.



# 13. General Purpose ADC and Temperature Sensor Module

Figure 21. Block Diagram for ADC and Temperature Sensor

# 13.1 Features

The general purpose Analog-to-Digital Converter (ADC) and Temperature Sensor Module includes a single-ended 12-bit multi-channel Successive Approximation Register (SAR) ADC as shown in Figure 21.

Key features include:

- 11 user-selectable channels with sources including:
  - External pins
    - 8 single ended external pins
  - Internal voltage (VSS)
  - Voltage divider (battery)
  - Temperature sensor
- Configurable automatic low power control between scans
- Optional Battery load enable for voltage divider measurement
- Single shot, repeating single shot, scan, and repeating scan modes
- Variable sample tracking time, configurable on per-slot basis
- User-selectable clock source for variable sampling rates
- Automatically accumulate and scale module for hardware averaging of samples
- · A 16-entry FIFO and DMA capability for storing measurement results and maximizing MCU sleep time
- · Window comparator for monitoring voltages excursions into or out of user-selectable thresholds
- Support for up to 2.8 MS/s effective continuous, multi-slot sampling rate (8-bit mode) see note in Functional Overview section below

 Interrupts for FIFO full, FIFO almost full, Scan Complete, Conversion Complete, Window Incursion Window Excursion, and various DMA-related notifications

Please refer to the ADC registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

## 13.2 Functional Overview

The Apollo4 Plus SoC integrates a sophisticated 12-bit successive approximation Analog to Digital Converter (ADC) block for sensing both internal and external voltages. The block provides eight separately managed conversion requests, called slots which are serially sequenced. The result of each conversion requests is delivered to a 16 deep FIFO. Firmware can utilize various interrupt notifications to determine when to collect the sampled data from the FIFO or from a buffer written by DMA. This block is extremely effective at automatically managing its power states and its clock sources.

When the ADC block is enabled and has an active scan in progress, it requests a clock source. There is an automatic hardware hand shake between the clock generator and the ADC. If the ADC is the only block requesting an HFRC based clock, then the HFRC will be automatically started. The ADC can be configured to completely power down the HFRC between scans if the startup latency is acceptable or it can leave the HFRC powered on between scans if the application requires low latency between successive conversions.

The ADC on all Apollo4 family SoCs offers four options for the reference clock source and frequency via the ADC's CFG_CLKSEL field:

- 1. HFRC at 48 MHz (default setting)
- 2. Inverted HFRC at 48 MHz
- 3. HFRC at 24 MHz
- 4. HFRC2 at 48 MHz

Sampling rate is calculated by dividing the ADC clock rate by the number of output data latency cycles, or FCLK / LCR. The output data latency, LCR, consists of the number of sampling cycles, NTRACK, plus a number of base latency cycles such that LCR = NTRACK + NBASE. NTRACK can be any number of sampling cycles from 5 to 69 cycles, while NBASE varies depending on the precision mode as: 19 cycles for 12-bit mode, 15 cycles for 10-bit mode, and 12 cycles for 8-bit mode.

NOTE

Due to two chip errata, ERR091 and ERR113, only the 24 MHz HFRC setting (CFG_CLKSEL = 0x2) is supported. The other three clock options should not be used.

Also, ensure that both ADC_CALCTRL_ISODLY and ADC_CALCTRL_RESETDLY are set to 0x3FF (maximum value) before performing any scans/conversions.

## 13.3 Voltage Reference Source

The Apollo4 Plus SoC ADC supports one internal reference source to be used for the analog to digital conversion step. The reference voltage is 1.19 V and is not user settable. ADC input voltages > 1.19 V exceed the ADC range and return full scale code, but will not damage ADC inputs.

# 13.4 Voltage Divider and Switchable Battery Load

The Apollo4 Plus SoC's ADC includes a switchable voltage divider that enables the ADC to measure the input voltage to the VDD rail. In most systems this will be the battery voltage applied to the SoC. The voltage divider is only switched on when one of the active slots is selecting analog mux channel 15. That is only when the mode controller is ultimately triggered and powers up the ADC block for a conversion scan of all active slots. Otherwise, the voltage divider is turned off.





Figure 22. Switchable Battery Load

The switchable load resistor is enabled by the BATTLOAD bit as shown in the ADCBATTLOAD Register of the MCUCTRL Registers. This feature is used to help estimate the health of the battery chemistry by estimating the internal resistance of the battery.


# **13.5** Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about ADC Module operations, where the following topics are covered:

- Clock Source and Dividers
- Channel Analog Mux
- Triggering and Trigger Sources
- Voltage Reference Sources
- Eight Automatically Managed Conversion Slots
- Automatic Sample Accumulation and Scaling
- Sixteen Entry Result FIFO
- Window Comparator
- Operating Modes and the Mode Controller
- Interrupts



# 14. Multi-bit Serial Peripheral Interface (MSPI)



## 14.1 Features

- 1/2/4/8/16-bit SPI interface
- Support for DCX signal for displays
- XiP supported
- DMA with peripheral-to-memory and peripheral-to-peripheral support
- Command Queue (CQ) Support
- Up to 96 MHz clock in SDR mode and 48 MHz clock in DDR mode, unless otherwise stated
- All four SPI CPOL/CPHA modes

## NOTE

CQ/DMA may be affected by erratum ERR080. Operation is not restricted providing that the stated workaround is followed.

# 14.2 Functional Overview

The Apollo4 Plus SoC includes three Multi-bit SPI (MSPI) modules which can be used to connect to external memory devices or displays. Each MSPI can transfer in serial, dual, quad, and octal data widths.

All MSPI instances support the following clock rates:

- Up to MHz clock in non-DQS or DQS SDR mode.
- Up to 48 MHz clock in non-DQS or DQS DDR mode.

NOTE

For all MSPI instances, the maximum clock rate for non-DQS SDR octal data width mode is 48 MHz.

MSPI0 additionally supports hex (16-bit) mode for higher DDR throughput at a maximum clock rate of 48 MHz. The upper hex data lines of MSPI0 share pins with MSPI1. Therefore, when using MSPI0 in hex mode, MSPI1 cannot be used.

NOTE

For MSPI2, the maximum clock rate for non-DQS DDR octal data width is 12 MHz.

NOTE

When using DQS mode and GPIO93 as the MSPI2_9 (DM/DQS) signal, MSPI2 is limited to a maximum clock of 48 MHz for SDR, 24 MHz for DDR.

## 14.3 MSPI Transfers

The MSPI module has a unified 16-entry FIFO (32 bits wide) that is used for both transmit and receive data. To ensure that transactions are not dropped because of system or software latency, the MSPI controller will pause the clock (and thus the transfer on the bus) if the TX FIFO empties or the RX FIFO fills during an operation. It will automatically resume once the FIFO condition has cleared.

Please refer to the MSPI registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

MSPIn transfers generally consist of transmitting a 1 byte instruction, a 1-4 byte address (optional), and 1 byte to 64KB of write or read data (with an optional number of turnaround clock cycles between address and RX data, as well as an optional number of turnaround clock cycles between address and RX data, as well as an optional number of turnaround clock cycles between address and RX data). Most devices use the same number of pins to transmit instruction, address, and data (for example, all are quad or all are serial). However, some devices utilize mixed transfer modes to implement parallel data transfer on top of an inherently serial command structure. These devices are supported by the MSPIn by utilizing the XIPMIXEDn configuration, which forces the MSPIn to switch into dual or quad modes of operation for a portion of the transfer.

To utilize mixed mode transfers, the MSPI's normal configuration should be set to match the device's transfer characteristics for commands (usually serial), which allows the MSPIn to communicate with the device in its native mode. The XIPMIXED0 field in the DEV0XIP register should then be programmed to indicate whether the data phase (and optionally address phase) of the command should be performed in dual or quad mode. The MSPIn will automatically switch to the new mode after transmitting the command to the device for all DMA and XIP operations.

The three MSPI modules on the Apollo4 Plus SoC are directly attached to the system AXI bus and memory mapped (referred to as XIP for eXecute In Place) at address 0x14000000 (MSPI0), 0x18000000 (MSPI1) and 0x1C000000 (MSPI2).

Access to the MSPIn devices is as follows:

- MCU instruction accesses to XIP space are read-only and handled through the cache (which must be configured in a 64 KB cache mode).
- MCU data accesses to XIP space are read/write and handled through the DAXI module (Data-AXI interface on the MCU). The DAXI incorporates write buffering and some caching to improve performance to MSPIn and SSRAM targets.
- PIO: The MCU can initiate PIO-based operations to manage basic device configuration and other lowlevel manual operations.
- DMA: MSPIn module can autonomously transfer data between the external device and internal memory or NVM.

Note that XIP and DMA do not enforce hardware coherency, so the cache should be disabled or invalidated when performing DMA or XIP operations to regions that contain code that may be cached. In each of these modes, the MSPIn module also supports data scrambling on accesses within a programmable address range having boundaries aligned to 64K address boundaries.

Once the external devices are configured, the MSPIn supports a simple DMA model, where software can program the internal (SRAM or NVM) address and external device address, transfer direction, and transfer size. Once enabled, the MSPIn DMA interface will move data between the system and external flash and interrupt when complete. The MSPIn also supports a higher-level command queuing (CQ) protocol, where software can construct a buffer of operations in SRAM (or internal NVM memory) and the MSPIn will execute the series of operations autonomously. The MSPIn can also power itself down at the end of DMA or CQ operations.

While each MSPIn module can be used as a generic SPI device (with either of its two chip enables), in addition to supporting Serial, Dual, and Quad displays, it is primarily designed to support serial NAND/ NOR flash memory or PSRAM memory. It is intended to be used to initialize the external memory devices and then be configured with the parameters matching the flash access characteristics. Devices can then be accessed through DMA or XIP operations with minimal software overhead.

The DMA address range has been expanded to support the larger flash and SRAM sizes, and the MSPIn DMA/transfer length has been expanded to 24 bits to allow burst transactions of more than 64 kB.

The MSPIn module also contains:

- A DEV0BOUNDARY register which can be programmed to break a single long MSPIn DMA into smaller transfers at periodic intervals (DMATIMELIMITO bit field).
- Address boundaries (DMABOUND0 bit field) to provide breaks in DMA for XIP traffic and satisfy the page crossing and maximum refresh times of external PSRAM devices.

#### NOTE

The DMATIMELIMIT0 is approximate since the MSPI will continue transmitting to the next 32-bit word boundary before disengaging on the bus. For this reason, a device requiring an 8  $\mu$ s maximum transmission time should be set to have about a 7.5  $\mu$ s time limit.

#### NOTE

For DMABOUND0 to properly break at a page crossing, the DMADEVADDR for the transfer must be 4-byte aligned. If a non-aligned starting edge of the transfer is required, software should manually break the transaction into two parts, with the first transaction ending on the page boundary. Failure to observe this limitation will result in data loss as the MSPIn may write 1-3 additional bytes past the boundary which will either wrap within the device's page or be discarded by the device.

# 14.4 Pad Configuration and Enables

For the Apollo4 Plus SoC, all three MSPI modules support serial, dual, quad or octal mode and support the following external connections. The columns to the right indicate which bits are used in each configuration (S=serial, D=dual, Q=quad, O=octal, H=hex with CE#). Within the table, O=output pin, I=input pin, and X=bidirectional.

Pin Name	Direction	GPIO	Description	S0	S1	D0	D1	Q0	Q1	00	01	HO	H1
MSPI0.0	Output	14, 46, 52, 56, 57,	MSPI0 CE0	0		0		0		0		0	
MSPI0.1	Output	60, 73, 75, 83, 84, 85, 86 91, 93	MSPI0 CE1		0		0		0		0		0
MSPI0_18	Input/Output	45	MSPI0 DM1/DQS1 (Hex)									х	х
MSPI0_17	Input/Output	44	MSPI0 Data Bit 15									Х	Х
MSPI0_16	Input/Output	43	MSPI0 Data Bit 14									Х	Х
MSPI0_15	Input/Output	42	MSPI0 Data Bit 13									Х	Х
MSPI0_14	Input/Output	41	MSPI0 Data Bit 12									Х	Х
MSPI0_13	Input/Output	40	MSPI0 Data Bit 11									Х	Х
MSPI0_12	Input/Output	39	MSPI0 Data Bit 10									Х	Х
MSPI0_11	Input/Output	38	MSPI0 Data Bit 9									Х	Х
MSPI0_10	Input/Output	37	MSPI0 Data Bit 8									Х	Х
MSPI0_9	Input/Output	73	MSPI0 DM0/DQS0 (Octal/Hex)							x	х	х	х
MSPI0_8	Output	72	MSPI0 CLK	0	0	0	0	0	0	0	0	0	0
MSPI0_7	Input/Output	71	MSPI0 Data Bit 7							Х	Х	Х	Х
MSPI0_6	Input/Output	70	MSPI0 Data Bit 6							Х	Х	Х	Х
MSPI0_5	Input/Output	69	MSPI0 Data Bit 5							Х	Х	Х	Х
MSPI0_4	Input/Output	68	MSPI0 Data Bit 4							Х	Х	Х	Х
MSPI0_3	Input/Output	67	MSPI0 Data Bit 3					Х	Х	Х	Х	Х	Х
MSPI0_2	Input/Output	66	MSPI0 Data Bit 2					Х	Х	Х	Х	Х	Х
MSPI0_1	Input/Output	65	MSPI0 Data Bit 1	Ι	Ι	Х	Х	Х	Х	Х	Х	Х	Х
MSPI0_0	Input/Output	64	MSPI0 Data Bit 0	0	0	Х	Х	Х	Х	Х	Х	Х	Х

# Table 9: MSPI0 Pin Muxing (Serial, Dual, Quad, Octal, Hex)

Pin Name	Direction	GPIO	Description	S0	S1	D0	D1	Q0	Q1	00	01
MSPI1.0	Output	14, 46, 52, 56, 57, 60, 73, 75,	MSPI1 CE0	0		0		0		0	
MSPI1.1	Output	83, 84, 85, 86 91, 93	MSPI1 CE1		0		0		0		0
MSPI1_9	Input/Output		MSPI1 DM/DQS							Х	Х
MSPI1_8	Output	45	MSPI1 CLK	0	0	0	0	0	0	0	0
MSPI1_7	Input/Output	44	MSPI1 Data Bit 7							Х	Х
MSPI1_6	Input/Output	43	MSPI1 Data Bit 6							Х	Х
MSPI1_5	Input/Output	42	MSPI1 Data Bit 5							Х	Х
MSPI1_4	Input/Output	41	MSPI1 Data Bit 4							Х	Х
MSPI1_3	Input/Output	40	MSPI1 Data Bit 3					Х	Х	Х	Х
MSPI1_2	Input/Output	39	MSPI1 Data Bit 2					Х	Х	Х	Х
MSPI1_1	Input/Output	38	MSPI1 Data Bit 1	I	I	Х	Х	Х	Х	Х	Х
MSPI1_0	Input/Output	37	MSPI1 Data Bit 0	0	0	Х	Х	Х	Х	Х	Х

Table 10: MSPI1	Pin Muxing (Single,	Dual, Quad, Octal)
-----------------	---------------------	--------------------

#### Table 11: MSPI2 Pin Muxing (Serial, Dual, Quad, Octal)

Pin Name	Direction	GPIO	Description	S0	S1	D0	D1	Q0	Q1	00	01
MSPI2.0	Output	14, 46, 52, 56, 57, 60, 73, 75,	MSPI2 CE0	0		0		0		0	
MSPI2.1	Output	83, 84, 85, 86 91, 93	MSPI2 CE1		0		0		0		0
MSPI2_9	Input/Output	83	MSPI2 DM/DQS							Х	Х
MSPI2_8	Output	82	MSPI2 CLK	0	0	0	0	0	0	0	0
MSPI2_7	Input/Output	81	MSPI2 Data Bit 7							Х	Х
MSPI2_6	Input/Output	80	MSPI2 Data Bit 6							Х	Х
MSPI2_5	Input/Output	79	MSPI2 Data Bit 5							Х	Х
MSPI2_4	Input/Output	78	MSPI2 Data Bit 4							Х	Х
MSPI2_3	Input/Output	77	MSPI2 Data Bit 3					Х	Х	Х	Х
MSPI2_2	Input/Output	76	MSPI2 Data Bit 2					Х	Х	Х	Х
MSPI2_1	Input/Output	75	MSPI2 Data Bit 1	I	I	Х	Х	Х	Х	Х	Х
MSPI2_0	Input/Output	74	MSPI2 Data Bit 0	0	0	Х	Х	Х	Х	Х	Х

The PADOUTEN register should be programmed to enable the proper pins for the selected mode.

NOTE

Due to timing issues, MSPIn_4 cannot be used as the clock line for any MSPI instance.

#### NOTE

For all MSPI instances, all MSPI interface pins other than the chip enable pin should be configured to have a drive strength setting of 1P0X.

Typically, most serial SPI devices use a separate MOSI and MISO when operating in serial mode. The SEPIO0 bit in the DEV0CFG register should be set when software needs to read data from devices in serial mode, since it redirects the MISO input from pin 1 down to input data pin 0 of the MSPI's RX logic.

#### NOTE

Pads 37 through 45 have two functions for FNCSEL0 which are associated with data lines for MSPI0 or MSPI1. The setting of the DEVCFG0 field of the MSPI module's DEV0CFG register specifies which of the two MSPI lines uses these pads.

Note that when configuring these pads for the upper 9 data lines for **hex mode on MSPI0**, with pads 64 through 73 configured for the lower 10 data lines for 16bit data connection to a PSRAM device, the PSRAM control register is still in octal mode. Therefore, the connection needs to be an octal interface for the initial configuration. After configuring the PSRAM for hex interface, then MSPI0 can be re-configured for hex interface with the following settings:

- 1. Set FNCSEL of GPIO64 to GPIO73 and GPIO37 to GPIO45 to 0.
- 2. Set MSPI0's DEV0CFG_DEVCFG0 field for hex interface.
- 3. Set MSPI0's PADOUTEN_OUTEN field for hex interface.

NOTE

For the Apollo4 Plus SoC, the pins available for chip enables for the MSPI instances are limited to: GPIO14, 46, 52, 56, 57, 60, 73, 75, 83, 84, 85, 86, 91 and 93.

Table 12 below shows the required field configurations for typical MSPI operating modes.

	Mode	Data Lines a	nd CE)					
Instruction	Address	Data	Separate IO	Chip Enable (CE)	DEV0CFG_ DEVCFG0	DEV0CFG_ SEPIO0	DEV0XIP_ XIPMIXED0	PADOUTEN_ OUTEN
Serial	Serial	Serial	Yes	0	SERIAL0 (1)	1	NORMAL (0)	0x103
Serial	Serial	Serial	Yes	1	SERIAL1 (2)	1	NORMAL (0)	0x103
Serial	Serial	Serial	No	0	SERIAL0 (1)	0	NORMAL (0)	0x101
Serial	Serial	Serial	No	1	SERIAL1 (2)	0	NORMAL (0)	0x101
Serial	Serial	Dual	No	0	SERIAL0 (1)	0	D2 (1)	0x103
Serial	Serial	Dual	No	1	SERIAL1 (2)	0	D2 (1)	0x103
Serial	Dual	Dual	No	0	SERIAL0 (1)	0	AD2 (3)	0x103
Serial	Dual	Dual	No	1	SERIAL1 (2)	0	AD2 (3)	0x103
Serial	Serial	Quad	No	0	SERIAL0 (1)	0	D4 (5)	0x10F
Serial	Serial	Quad	No	1	SERIAL1 (2)	0	D4 (5)	0x10F
Serial	Quad	Quad	No	0	SERIAL0 (1)	0	AD4 (7)	0x10F
Serial	Quad	Quad	No	1	SERIAL1 (2)	0	AD4 (7)	0x10F
Dual	Dual	Dual	No	0	DUAL0 (5)	0	NORMAL (0)	0x103
Dual	Dual	Dual	No	1	DUAL1 (6)	0	NORMAL (0)	0x103
Quad	Quad	Quad	No	0	QUAD0 (9)	0	NORMAL (0)	0x10F
Quad	Quad	Quad	No	1	QUAD1 (0xA)	0	NORMAL (0)	0x1F0
Octal	Octal	Octal	No	0	OCTAL0 (0xD)	0	NORMAL (0)	0x3FF
Octal	Octal	Octal	No	1	OCTAL1 (0xE)	0	NORMAL (0)	0x3FF
Hex	Hex	Hex	No	0	HEX0 (0x11)	0	NORMAL (0)	0x7FFFF
Hex	Hex	Hex	No	1	HEX1 (0x12)	0	NORMAL (0)	0x7FFFF

Table 12: Required Settings for Typical Configurations

# 14.5 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about MSPI Module operations.

# 15. I²C/SPI Master (IOM)




Figure 24. Block Diagram for the I²C/SPI Master Module

# 15.1 Features

No resources are shared between IOM modules, but within a single IOM module, the submodules share a common set of FIFO and command resources.

## 15.1.1 Features common to all submodules

- Two independent 32-byte FIFOs, one dedicated to each direction of data transfer
- Direct access of all FIFO data from MCU interface, including non-destructive reads.
- FIFO mode read/write access (push/pop mechanism)
- Direct command, direct data mode. (Command and data written to/read from the module registers directly)
- Direct command, DMA data mode. Commands are written directly to the module, but data is written to/ read from the main SRAM array.
- Command queuing operations. Register write operations are read from main SRAM memory and fed to the register unit in series.
- Programmable interrupts
- Programmable threshold interrupt level
- Configurable clock selection
- Read data synchronized internally for MCU access
- Ability to send multi-byte offset addresses, with single command
- Ability to view FIFO data without causing pop operation
- Capability to store data for multiple commands in either FIFO
- Programmable number of byte offsets of 0-3

# 15.1.2 I²C Master features

- Support for standard mode (100 kHz), Fast mode (400 kHz), and Fast mode+ (1 MHz)
- Support for 7-bit and 10-bit addressing modes
- Transfer burst sizes of 0 to 512 bytes.
- Configurable LSB or MSB data transfer.
- Clock stretching support.

#### NOTE

 $I^2C$  clock stretching operation is not guaranteed on this SoC. If an  $I^2C$  peripheral device that performs clock stretching is used, the recommendation is to perform compatibility testing with the Apollo4  $I^2C$  interface.

## 15.1.3 SPI Master features

- Support for transaction sizes up to 4095 bytes
- Programmable number of byte offsets of 0-3
- Programmable operation in all polarity modes
- 3-wire and 4-wire read and write support
- Flow control for reads or writes, based on MISO (write flow control), or external, selectable PIO.
- Full duplex operation

## **15.2 Functional Overview**

The Apollo4 Plus SoC includes eight  $I^2C/SPI$  high-speed Master Modules (IOM), shown in Figure 24, each of which functions as the master of an  $I^2C$  or SPI interface as selected by the IOMn_SUBMODCTRL_SMODnEN bits. A 64-byte bidirectional FIFO and a sophisticated Command mechanism allow simple initiation of I/O operations without requiring software interaction.

In I²C mode the I²C/SPI Master supports 7- and 10-bit addressing, multi-master arbitration, interface frequencies from 1.2 kHz to 1.0 MHz and up to 4095-byte burst operations. In SPI mode the I²C/SPI Master supports up to four slaves with automatic nCE selection, 3- and 4-wire implementation, all SPI polarity/phase combinations and up to 4095-byte burst operations, with both standard embedded address operations and raw read/write transfers. Interface timing limits are as specified in the Serial Peripheral Interface (SPI) Master Interface table of the Electrical Characteristics chapter.

The active interface is selected by enabling the module enable bit (SMODnEN) for the interface in the IOMn_SUBMODCTL register. Only one interface can be active at a time.

Each module contains a separate pair of 32-byte FIFOs, each of which is dedicated to data flow in a single direction (input or output). The modules support data transfer to or from the module through either direct or DMA paths. SRAM can be used as the source or the sink of data, and storage data can be used as source data for IOM transaction. Command Queue operations are also supported to allow commands to be placed in memory and fetched and executed in series. The Command Queue interface also includes inter-module flags which allows event communication between other IOM modules, MSPI modules and external pins through the GPIO interface.

### NOTE

Please note that, due to erratum ERR101, an invalid write of 0b'00 to the IOM Module's CMD_CMD field causes the command queue (CQ) to pause indefinitely.

Also supported in the design are test modes for use in setup and power measurements, and debug facilities to aid in software/hardware debug.

Please refer to the IO Master registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

## **15.3 Power Control**

The 8 IOM modules must be enabled in the PWRCTRL_DEVPWREN register prior to access and operation. The power status of the IOM modules can be read in the PWRCTRL_DEVPWRSTATUS register. Note that the IOM modules are separated into 2 power domains, referred to as HCPB and HCPC. IOM modules 0, 1, 2 and 3 are contained in HCPB, while IOM modules 4, 5, 6 and 7 are contained in HCPC power domain. When one IOM is powered on, all other IOMs in the same group are powered on as well.

## 15.4 Clocking and Resets

The IOM design uses 2 main clocks, APB_CLK and IO_CLK. The APB_CLK is used for all register and DMA accesses. It runs at 96 MHz and is interfaced via the APB fabric synchronous interface. The IO_CLK is used as the source of the interface clock and has selectable frequencies. The overview of the clocking structure is shown below:




Figure 25. Clocking Structure for IOM Module

The APB_CLK is an internal clock sourced from the bus fabric and operates at a fixed 96 MHz frequency. It is used for internal communication and is heavily clock gated to reduce dynamic power.

The IO_CLK is generated within the central clocking module and enabled through the IOMn_CLKCFG_IOCLKEN field. This clock must be enabled by software prior to module operation. The primary frequency of the IO_CLK is selected via the IOMn_CLKCFG_FSEL field, and further divided by either or both of the internal divide by 3 divider (enabled via the IOMn_CLKCFG_DIV3 field), or a programmable divider (enabled by IOMn_CLKCFG_DIVEN and division set by IOMn_CLKCFG_TOTPER and IOMn_CLKCFG_LOWPER fields) as shown below.




Figure 26. IO_CLK Generation

The divided by 3 divider is optional and will provide a 50% duty cycle divided by 3 clock. This divider is

bypassed when the DIV3 field is set to 0.

The output of the DIV3 module is then fed to the programmable divider. This divider can be bypassed or enabled via the DIVEN field in the CLKCFG. It will divide at a rate of TOTPER+1 (subtract 1 from actual value when writing TOTPER field), and will toggle at LOWPER+1 clock count of the base IO_CLK from the DIV3 module. This will generate the final IO_CLK used by the interface module.

The IO_CLK is used for the reference clock for the internal module state machine, and for the external output clock. The use in both areas is heavily gated and can also be overridden by setting register IOMn_IOMDBG_IOCLKON field to 1.

# 15.5 I²C Clock Generation

The I²C output clock (SCL) is derived from dividing the final IO_CLK by 2. For example, for 1 MHz I²C operation, an IO_CLK frequency of 2 MHz is required. Because the state machine will operate at 2x the target frequency of the interface frequency, the nominal output clk (SCL) duty cycle will be 50%, regardless of the duty cycle of the IO_CLK. However, the timing specification of some I²C modes require an asymmetrical duty cycle on the SCL output, with the high period of the clock less than the low period of the clock. The clocking module allows a programmable delay prior to propagating the rising edge of the SCL output. This delay is in units of the source IO_CLK period (prior to any enabled division). This delay is specified in the IOMn_MI2CCFG_SCLENDLY register field. The recommended settings for this register for each mode are detailed below.

If clock stretching is done by the slave devices attached to the IOM interface, further restrictions must be observed during the setup of the clock controls. This is due to the possible clock stretch event done within a single cycle on the I²C SCL. In this case, the minimum SCL high time must be maintained, regardless of the time the slave releases the SCL. To detect the event within the single I²C cycle, the SCL signal needs to be sub-sampled. The source IO_CLK is used for this purpose also and allows for sampling of the SCL signal by a programmable number of source IO_CLK cycles. The sample granularity is determined by the ratio of the source IO_CLK to final IO_CLK frequency and must allow for synchronization time between the two domains. The recommended settings for each common clock mode as well as some other low clock rates are shown below. Contact Ambiq for use of other frequencies.

Mode	FSEL	DIV3	DIVEN	TOT PER	LOW PER	SMP CNT	SDAEN DLY	SCLEN DLY	Effective Frequency
	2	0	1	243	159	12	15	0	98 kHz
	3	0	1	121	79	6	15	0	98 kHz
Standard (100 kHz)	4	0	1	60	39	3	15	0	98 kHz
	5	0	1	30	19	1	15	0	97 kHz
	6	0	1	16	9	1	6	0	88 kHz (Low power)
	2	0	1	62	39	7	15	4	381 kHz
	3	0	1	31	19	15	15	2	375 kHz
Fast Mode (400 kHz)	4	0	1	15	9	2	7	1	375 kHz
(1001112)	5	0	1	7	3	1	3	0	375 kHz
	6	0	1	5	3	1	3	0	250 kHz (Low power)
	2	0	1	24	12	1	7	0	960 kHz
Fast+ Mode (1 MHz)	3	0	1	12	6	1	6	0	923 kHz
(	4	0	1	6	3	1	3	0	857 kHz

### Table 13: Settings for I²C Clock Speeds

# 15.5.1 SPI Clock Generation

The final IO_CLK is used directly as the SPI clock output. No additional settings are needed.

# 15.6 FIFO

The IOM module contains 2 uni-directional FIFOs, each 32 bytes wide. These FIFOs are used only for data storage during IO transactions. The FIFO supports both single (half duplex) and duplex modes of operation.

During direct mode data transfer operations, IO data transfer between the IOM module and the MCU is done by accessing the IOMn_FIFOPOP and IOMn_FIFOPUSH registers. These registers allow read (FIFOPOP) and write (FIFOPUSH) of data into and out of the FIFO, and automatic adjustment of pointers used by the submodules. Only word accesses are permitted to these registers and any unused byte locations will be ignored or filled with zero. If DMA is enabled during the IO command operation, data will automatically be read or written into the FIFO from the DMA address and the pointers updated. The FIFO pointers and data are NOT reset after each command, and care must be taken to not leave any extra data in the FIFO, as this will be used for subsequent transfers. If needed, there is a manual reset of the FIFO pointers that can be done using the IOMn_FIFOCTRL_FIFORSTN field. Additional information on data alignment is covered in the later sections of this document.

The submodules will prevent overruns or underruns from the FIFO by pausing the active transaction, usually by stopping the output clock. Once data is available (write operations) or there is room in the FIFO (read operations), the transaction will continue.

For debug operations, the IOM module also allows direct access to the FIFO contents through the IOMn_FIFO aperture. Access via this path does not affect the pointers used by the submodules and cannot be used to send or receive data as part of the IO operation. The FIFO aperture allows read and write operations into the write FIFO and read access into the read FIFO. The current FIFO pointers are readable via the FIFOLOC register. For the write FIFO, this will point to the next location to be written, while the read FIFO pointer will indicate the next location to be read.

NOTE

When DMA operations are in progress, the FIFOPUSH and FIFOPOP registers should not be accessed, as this will interfere with the DMA data.

# 15.7 Data Alignment

All data accesses between the MCU and the IOM interface are word aligned. Since the transfer size is specified in bytes, unused bytes within the word will either be discarded (for write operations) or filled with zero (read operations) to align to the next word boundary. DMA operations support a byte starting address, and the programmed DMA address does not have to be word aligned. Direct mode write operations will start transferring the least significant byte of the word (little endian style) at the current write FIFO pointer. If any remaining bytes are unused in a word at the end of the write operation, they will be discarded, and the write pointer will be set to the next word location. Direct mode read operations will store the first received byte into the least significant byte of location specified by the read FIFO pointer, and will fill any unused byte locations with zero if the transaction size is not a word multiple. The FIFO read pointer will point to the next FIFO location in the read FIFO, which will be word aligned.

## 15.7.1 Direct Mode Data Transfers

Direct mode data is enabled when DMA is disabled via the IOMn_DMACFG_DMAEN and the data transfer size (TSIZE) is greater than 0. In this mode, the MCU transfers data via direct writes or reads to registers in the IOM. The IOM maintains separate FIFO pointers for the read and write FIFOs, and updates these when a PUSH or POP register is accessed. Writing to the IOMn_FIFOPUSH register will perform a push

event of the word into the FIFO and update the write pointer by 4 bytes. Only word accesses are supported to the IOM, and any unused bytes within a word will be discarded. An example of a 5 byte write transfer is shown below.




Figure 27. Direct Mode 5-byte Write Transfer

Reading from the IOMn_FIFOPOP register will perform a POP operation, return 4 bytes of data and advance the internal read FIFO pointer by 4 bytes. Any unused bytes within the read data will be filled with 0's and aligned to a word boundary at the end of the transaction. An example of a 5 byte read operation is shown below.




Figure 28. Direct Mode 5-byte Read

The IOM also supports a non-destructive POP mechanism to prevent unintended POP events from occurring. If the IOMn_FIFOCTRL_POPWR field is active (1), a write to the IOMn_FIFOPOP register will be required in order to complete the POP event. Reads will return the current data.

An active transaction will be paced by data availability and will hold the clock low if there is not enough

data to continue write operations, or if the read FIFO is full during read operations. This wait condition is indicated when the IOMn_CMDSTAT_CMDSTAT field is 0x6. Once new data or FIFO locations are present, the command will continue operation automatically.

## 15.7.2 DMA Data transfers

DMA transfers are enabled by configuring the DMA related registers, enabling the DMA channel, and then issuing the command. The command will automatically fetch and store the data associated with the command without MCU intervention. The DMA channel is enabled via the IOMn_DMACFG_DMAEN field. P2M DMA operations transfer data from peripheral to memory and are used in IOM READ operations. M2P DMA operations transfer data from memory to peripheral and are used in IOM write operations. DMA transfer size is programmed into the IOMn_DMATOTCOUNT register and supports up to 4095 bytes of data transfer. The DMA transfer size is independent from the transaction size, and allows a single DMA setting to be used across multiple commands. The direction of DMA data transfer must match the command. The IOMn_DMACFG_DMAEN field enables/disables the DMA transfer capability and must be set last when configuring the DMA, generally prior to sending the command.

The DMA engine within the module will initiate a transfer of data when a trigger event occurs. There are 2 types of triggers available, threshold (THR) and command completion (CMDCMP). The THR trigger will activate when the threshold programmed into the FIFOWTHR or FIFORTHR in the IOMn_FIFOTHR register meets the data criteria. Because the MCU access to the interface is 32 bits wide, only the word count of the selected THR is used, and the low order bits of the FIFOWTHR or FIFORTHR are ignored.

During the transfer, the TOTCOUNT register is decremented to reflect the number of bytes transferred.

For IOM write operations (data written from IOM out to an external device), the THR trigger will activate when the write FIFO contains FIFOWTHR[5:2] free words. If the remaining DMA transfer size is less than this, only the needed number of words are transferred.

For IOM read operations (data read from external device), the THR trigger will activate when the read FIFO contains FIFORTHR[5:2] words of valid data. If the remaining DMA transfer size is less than the RTHR words, then the CMDCMP trigger can be enabled to transfer the remaining data. If the CMDCMP trigger is disabled, and the number of bytes in the read FIFO is greater to or equal to the current TOTCOUNT, a DMA transfer of TOTCOUNT will be done to complete the DMA operation. This mode requires that the THR trigger be enabled as well.

The CMDCMP trigger activates when the command is complete and will transfer the lesser of the TOTCOUNT or the number of bytes in the read FIFO. Note that this trigger is not needed for write operations, and the THR trigger should be used in this case. If a read operation is done, and the THR trigger is disabled, and only the CMDCMP trigger is enabled, and the transaction size is greater than the FIFO size (32 bytes), the module will hang, as there is no trigger to cause a DMA operation, and the logic will pause the interface until there is room within the read FIFO to store data.

If DMA transfer size is matched to the IOM transaction size, it is recommended to program both the FIFORTHR and FIFOWTHR to 0x10 (16 bytes) and only enable the THR trigger.

# **15.8 Transaction Initiation**

To start a transaction, the IOM module must be powered up and the target external pins enabled via the GPIO module. For SPI transactions, this will generally require 4 pins to be enabled via the function select field of the PADREG registers in the GPIO module. The CEN pin for SPI transaction requires setting of the FNCSEL field of the appropriate pin, as well as the CFGREG of the corresponding pin. This also includes the setting of the default value of the CEN. This is needed to allow the IOM module to power down and not activate the CEN signal.

Once the IOM module is powered on, and the external pins configured, the IOM submodule must be enabled via the IOMn_SUBMODCTRL register. This will activate either the SPI or I²C interface. Once this


is complete, the submodule specific registers should be configured to set the desired mode and features. If DMA is desired, the DMA registers should also be set, with the IOMn_DMACTRL_DMAEN field set last. The registers relating to DMA operations are as follows:


- IOMn_DMATRIGEN Sets the trigger source for starting a DMA transfer
- IOMn_DMACFG Sets the DMA direction and enable for DMA
- IOMn_DMATOTCOUNT Sets the total count of bytes to be transferred via the DMA operation. Recommended to match the IOMn_CMD_TSIZE field for simplicity.
- IOMn_DMATARGADDR The source or destination address of the DMA data. Sources can be either SRAM or storage. Destination address can only be SRAM. This is the memory mapped address of the DMA data as accessed by the MCU.

After the module setup is complete, the command register is written. This will start the IO transfer. The IOMn_CMD register contains the command itself, along with other fields used in the command, such as channel number, offset counts and transfer size. The IOM supports 2 main commands, read and write. A read command will write user selectable number of offset bytes (0 to 3), and then read IOMn_CMD_TSIZE bytes, storing the data into the read FIFO. A write command will write the user selectable number of offset bytes (0 to 3), followed by a write of IOMn_CMD_TSIZE bytes sourced from the write FIFO. Transfer sizes can be 0-4095 bytes for SPI operations and 0-512 bytes for I²C operations. The number of offset bytes for each command is specified in the IOMn_CMD_OFFSETCNT field.

# 15.9 Command Queue

The IOM module can also fetch register write data from SRAM or storage, and update the registers as if the write was performed via the MCU. Register data is stored as a doublet of 2 words. The first word is the module register address offset, word aligned. The second word is the write data value. Once enabled, the command queue (CQ) will fetch the address and perform a write to the register. If no command is started by the register write, the next doublet will be fetched by the CQ. If a command is started (write to IOMn_CMD register is done), the CQ processing will wait until the transaction is complete before fetching the next register write doublet. This is shown in the diagram below. No prefetching is done via the CQ, and the register write operations are performed in series with the transactions. This allows a predictable path for execution of commands. DMA enabled commands should be used during CQ operation, as there is no support to perform a direct mode read operation via the CQ.





The CQ starting fetch address is specified in the IOMn_CQADDR register. The CQ operation will start to fetch when the IOMn_CQCFG_CQEN field is set. This field should only be set when the IOM is idle and the FIFOs are empty. Once enabled, the CQ will continue to fetch sequentially until it encounters a pause event. A pause event can be caused by a CQ register write operation, or from external signals. This is shown in the sequence below.




Figure 30. IOM Pause Example

Each pause source is independently enabled via the IOMn_PAUSEEN register. In addition to independent enable of the pause bits, there is also independent control of which pause event will signal a CQPAUSE interrupt. This is controlled through the IOMn_CQFLAGS_CQIRQMASK field.

There are 16 possible pause sources. When the value of the pause source is set, and the pause is enabled in the IOMn_PAUSEEN register, the CQ will stop fetching. The IOMn_CQADDR is updated after each fetch, and when paused, will point to the next doublet to be fetched when the pause condition is removed. The connection of the pause bits are shown below. The SW Flags are accessed via the IOMn_CQSETCLEAR register.




Figure 31. CQ Pause Bit Fetching

The first 8 pause sources (bits 7:0) are register bits which are directly writable via the MCU or through the CQ. These first 8 locations are called SW Flags. Because the CQ does not support a read-modify-write operation, special facilities are available to set, reset or toggle the SW Flags. This is accessed through the IOMn_CQSETCLEAR register. The 3 fields in this register allow a per bit set, reset or toggle of the SW Flag bits.

The next 7 pause sources (bits 14:8) use the SW Flags along with an external signal to set the pause event. The external signals are from the GPIO module, the MSPI module, or other IOM modules. On some cases, such as the MSPI interface, 4 of the SW Flags are used and combined with 2 similar signals from the MSPI module to facilitate a ping pong method of sharing 2 buffers and preventing overruns without MCU intervention.

The last pause source (bit 15) is used for index pausing. If this pause bit is enabled, the CQ will pause when the value of the IOMn_CURIDX matches the IOMn_ENDIDX. This is useful for software to be able to update the CQ buffer without causing a race condition between the CQ data buffer writes and the CQ fetches.

#### NOTE

As erratum ERR102 describes, the CQ is configured to pause on a GPI-OXOREN event (CQPAUSEEN_CQPEN = GPIOXOREN), where the input GPIO irq_bit XORed with SWFLAG2 is '1' and the SWFLAG2 path of the pause event is triggered. A software-triggered CQ pause does not stop immediately upon write to the CQSETCLEAR register - one additional operation occurs after the register write. After hitting a pause event, the CQPAUSE bit is asserted and then deasserted for 1 clock cycle which allows another CQ buffer entry to be executed.

This issue affects user applications by allowing execution of an additional CQ buffer operation after a write to the CQSETCLEAR register which may have an adverse affect on IOM CQ and application operation. The workaround for this issue is to install an extraneous command in the CQ after a command that writes to the CQSETCLEAR field so that there are no adverse effects if the pause occurs after its execution. The recommendation is to not use MSPI-to-IOM hardware buffering or GPIO triggering of the IOM command queue.

### 15.9.1 CQ Programming Notes

- Additional restrictions when using the CQ function is that the DMA must be disabled prior to writing the IOMn_CQADDR register, either from the MCU or from the CQ itself.
- For multiple commands using DMA, the DMAEN must be reset after the command is done and before the DMA registers are set for the next transaction.
- It is possible for the CQ to write the IOMn_CQADDR register during the CQ operation. The new address will take effect on the next fetch and allows the CQ to be relocated or looped.
- When starting the CQ operation, 1 doublet will be fetched regardless of the state of the pause status and bits. If any pause is active, it will take effect after the first fetch. For this reason, it is generally advisable to have a dummy register write as the first CQ doublet.

CQ write operations to SW flags used in combination with pause events 15:8 must first disable the pause enable, perform the SW flag write, then re-enable the pause enable register. SW flags 7:0 can be written without this restriction and will cause a pause immediately if activated.

#### NOTE

Due to the susceptibility of creating a clock glitch which could cause register corruption, changing SPHA and SPOL bits should be done in separate writes to the MSPICFG register.


# 15.10 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about IO Master Module operations, where the following topics are covered:

- Interface Clock Generation
- Command Operation
- FIFO
- I²C Interface
- SPI Operations
- Bit Orientation

- SPI Flow Control
- Minimizing PowerIOM Registers

# 16. I²C/SPI Slave (IOS)



## Figure 32. Block diagram for the I²C/SPI Slave Module

# 16.1 Functional Overview

The I²C/SPI Slave (IOS) Module, shown in Figure 32, allows the Apollo4 Plus SoC to function as a Slave in an I²C or SPI system. The I²C/SPI Slave operates in an independent fashion, so that the device may be placed in a sleep mode and still receive operations over the I/O interface. The Slave may be configured to generate an interrupt on specific references.

The I²C/SPI Slave contains 256 bytes of RAM which is only accessible when the module is enabled. This RAM may be flexibly configured into three spaces: a block directly accessible via the I/O interface, a block which functions as a FIFO for read operations on the interface, and a block of generally accessible RAM used to store parameters during deep sleep mode.

In I²C mode the Slave supports fully configurable 7 and 10-bit addressing with interface timing limits as specified in the Inter-Integrated Circuit (I²C) Interface section of the Electricals chapter. In SPI mode, the Slave supports all polarity/phase combinations and interface frequencies as specified in the Serial Peripheral Interface (SPI) Slave Interface section.

Please refer to the IO Slave registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

#### NOTE

Erratum ERR039 describes a condition of the IOS SPI bus that the Apollo4 device does not tristate the MISO pin when CE is driven high. Instead, the MISO pin is driven static low when CE is driven high.


If there are multiple slaves on the same SPI bus as an Apollo4 configured as a SPI slave, other slave devices will be prevented from driving data onto the MISO line.

Therefore, a restriction on the use of the IOS is to not have any other slave devices on the SPI bus.

# **16.2 Additional Information**

Please consult the Apollo4 Family Programmer's Guide for additional information about IO Slave Module operations, where the following topics are covered:

- Local RAM Allocation
- Direct Area Functions
- Rearranging the FIFO
- Interface Interrupts
- Command Completion Interrupts
- Host Address Space and Registers
- I²C Interface
- SPI Interface
- Bit Orientation
- Wakeup Using the I²C/SPI Slave
- IOSLAVE Registers
- Host Side Address Space and Registers



# 17. Universal Asynchronous Receiver/Transmitter (UART)

Figure 33. Block Diagram for the UART Module

# 17.1 Features

There are four (4) UART instances in the Apollo4 Plus SoC. The UART Module includes the following key features:

- Operates independently, allowing the SoC to enter a low power sleep mode during communication
- 32 x 8 transmit FIFO and 32 x 12 receive FIFO to reduce MCU computational load
- Programmable baud rate generator
- Fully programmable data size, parity, and stop bit length
- Programmable hardware flow control
- Support for full-duplex and half-duplex communication
- Loop back functionality for diagnostics and testing

# 17.2 Functional Overview

Shown in Figure 33, the UART Module converts parallel data written through the APB Slave port into serial data which is transmitted to an external device. It also receives serial data from an external device and converts it to parallel data, which is then stored in a buffer until the CPU reads the data.

The UART Module includes a programmable baud rate generator. An interrupt generator will optionally send interrupts to the CPU core for transmit, receive and error events.

Internally, the UART Module maintains two FIFOs. The transmit FIFO is 1-byte wide with 32 locations. The receive FIFO is 12-bits wide with 32 locations. The extra four bits in the receive FIFO are used to capture any error status information that the MCU needs to analyze.

# 17.3 Power Control


The 4 UART modules must be enabled in the PWRCTRL_DEVPWREN register prior to access and operation. The power status of the UART modules can be read in the PWRCTRL_DEVPWRSTATUS register. Note that the UART modules are in a single power domain, referred to as HCPA. When one UART is powered on, all other UARTs in this group are powered on as well.

Please refer to the UART registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

## **17.4 Additional Information**

Please consult the Apollo4 Family Programmer's Guide for additional information about UART Module operations.

# 18. Universal Serial Bus (USB)



## Figure 34. USB Block diagram

# 18.1 Features

The following features are supported in the Apollo4 Plus SoC:

- USB 2.0 FS device with support for low-power mode
- Crystal-less operation
- Battery charging detection (BC1.2 and vendor-specific)
- On-die pull-ups/pull-downs and termination (no external calibration resistors, pull-ups or pull-downs required)
- Dynamic FIFO sizing: 4 kB total FIFO
- IN endpoints: 5
- OUT endpoints: 5
- IN bulk packet splitting
- OUT bulk packet combining
- Soft connect/disconnect
- Suspend mode

## NOTE

The USB is only supported for firmware updates, debugger I/O, and serial logging output. High-speed USB mode is not supported.

# 18.2 Functional Overview

The USB subsystem provides support for the USB full speed (12 Mbps) interface. This interface is primarily used for bulk data transfer, firmware updates and charging detect.

The USB controller supports up to 5 IN / 5 OUT endpoints plus 1 control. The FIFO sizing for each endpoint is dynamically configurable up to 4 kB.

The Apollo4 Plus SoC has an integrated USB 2.0 PHY with support for suspend mode operation. Battery charger detection is supported within the PHY to enable battery charge algorithm execution and control of the external battery charge / power management IC. The charger detection supports Battery Charging Specification 1.2 (BC1.2) as well as the majority of proprietary (non-BC1.2 standard) chargers.


Please refer to the USB registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# 18.3 Hardware Design Guidelines

The following sub-sections provide design guidelines for the use of the Apollo4's USB Controller and PHY. Also, please consult the USB section of the Electricals for voltage, power and timing requirements of the PHY.


## 18.3.1 Battery Charger Detection


Charger detection during USB connection follows the flow shown in Table 35.



#### Figure 35. Charger Detection in USB Connection Flow

The charging detection algorithm in Figure 36 is based on the BC 1.2 specification. Weak Battery Algorithm (Figure 37) and Good Battery Algorithm (Figure 38) should be implemented in an interruptdriven manner to take full advantage of Apollo4's power saving features. Note that debouncing software timers and their interrupts are not shown in the diagram for clarity, but must be implemented according to BC 1.2 specification.








Figure 37. Interrupt-driven Weak Battery Algorithm




Figure 38. Interrupt-driven Good Battery Algorithm

Charger detection algorithms should take into account timings between assertion/deassertion control signal and status signal change as shown in Figure 39.




Figure 39. Battery Charging Sequence

## 18.3.2 Interface Timing

See USB PHY section in the Electricals for interface timing specifications.

## 18.3.3 System Power Sequencing for USB and DSI PHYs

The power sequence for the relevant power supplies is contingent on the PHY(s) used in the system. The sections below address the proper sequences which include powering the VDD18, VDDUSB33 (3.3 V) and VDDUSB0P9 (0.9 V) supplies, and cover the cases for USB PHY only, and both USB and DSI PHYs in the system.

Refer to the USB PHY section in the Electricals for supply voltage specifications.

Throughout the power sequences are references to calls in the AmbiqSuite SDK. It is highly recommended to use the SDK and the referenced routines.

## 18.3.3.1 USB PHY Only

## 18.3.3.1.1 Recommended Termination of Unused Interface

- 1. USB data pads (USB0PP and USB0PN) left open
- 2. USB PHY power rails VDDUSB33 and VDDUSB0P9 connected to ground

## 18.3.3.1.2 Power Tree

The recommended power tree for this configuration is as follows:

- VDDUSB33 and VDDUSB0P9 should be powered by an LDO with output discharge and ON/OFF control over I²C or GPIO. It is recommended to source VDDUSB33 and VDDUSB0P9 power from USB VBUS to minimize system power consumption from the battery. Some examples of suitable standalone small form factor LDOs:
  - ST Micro LDBL20 in 0.47 x 0.47 x 0.22 mm STSTAMP™ package
  - ST Micro LD39130S in 0.69 x 0.69 x 0.5 mm CSP package
- TI LP5910 0.74 x 0.74 x 0.4 mm DSBGA package
- 2. Required system power-on state: VDDUSB33 is OFF, VDDUSB0P9 is OFF

## 18.3.3.1.3 Recommended Interface ESD protection and Common Mode Filtering

ESD protection on the USB data lines, USB0PP and USB0PN, is required. An integrated CMF and TVS solution, such as the Nexperia PCMF1USB3B/C or Panasonic EXC-14CS900H, is recommended.

If the design achieves EMC compliance without CMF on the USB data lines, then a TVS-only solution, such as the TI ESD122DMXR, may be used.

### 18.3.3.1.4 USB VBUS Detection

Apollo4 has no 5V-tolerant pins. Therefore, it relies on the external circuit for getting VBUS power OK (VBUS connected) status. The recommended solution is to connect PMIC/charger VBUS_OK output to Apollo 4 interrupt-capable GPIO pin.

### 18.3.3.1.5 USB Handling in AmbiqSuite SDK

- 1. The Apollo4 USB initialization routine in the AmbiqSuite SDK should be used to enable Suspend Mode by setting the ENABL bit of the USB_CFG0 Register of the USB Controller.
- 2. To minimize power in the USB suspend state, the software should turn off the FS differential receiver in the Suspend ISR. This may be done by clearing bit 1 of the USB PHY register at offset 0x10. The Resume ISR requires powering on the FS receiver by setting this same bit.
- 3. An API for registering a given GPIO as the USB VBUS interrupt source is available in the SDK. It can be configured with various triggering options such as level/edge and positive/negative edge triggering).

#### 18.3.3.1.6 USB PHY Initialization Sequence

The sequences below assume that the SoC is powered on and booted to the application. On USB VBUS connect interrupt, perform the following actions.

#### Silicon Start-up Sequence:

- 1. Enable Apollo4 internal power rail to USB interface (VDDF_USB_SW).
- 2. Enable power to both VDDUSB0P9 and VDDUSB33 simultaneously.
- 3. Enable USB PHY reset override:
  - Force USB PHY POR reset by clearing the MCUCTRL_USBPHYRESET_USBPHYPORRSTDIS bit.
  - Force USB PHY UTMI reset by clearing the MCUCTRL_USBPHYRESET_USBPHYUTMIRSTDIS bit.

	MCUCTRL_USBPHYRESET Register Address: 0x40020418										
Bit No.	Name	Description									
1	USBPHYUTMIRSTDIS	W	De-assert USB PHY UTMI reset								
0	USBPHYPORRSTDIS	W	De-assert USB PHY POR reset								

# Table 14: Reset Bits in the USBPHYRESET Register

- 4. Perform charger detection (optional step).
- 5. Disable USB PHY reset override:
- Remove force from USB PHY POR reset by setting the MCUCTRL_USBPHYRESET_USBPHY-PORRSTDIS bit.
- Remove force from USB PHY UTMI reset by setting the MCUCTRL_USBPHYRESET_USBPHYUT-MIRSTDIS bit.
- 6. Initialize USB SW stack.
- 7. Enable host connect (call am_hal_usb_attach()).

## 18.3.3.1.7 USB PHY Shut-down Sequence

On a USB VBUS disconnect interrupt, the SoC should follow the below shut-down sequence.

#### Silicon Shut-down Sequence:

- 1. Put USB device in SUSPEND state.
- 2. Disable host connect (call am_hal_usb_detach()).
- 3. Disable power to USB PHY external rail(s).
- 4. Enable USB PHY reset override:
- Force USB PHY POR reset by clearing the MCUCTRL USBPHYRESET USBPHYPORRSTDIS bit.
- Force USB PHY UTMI reset by clearing the MCUCTRL_USBPHYRESET_USBPHYUTMIRSTDIS bit.
- 5. Disable Apollo4 internal power rail to USB interface (VDDF_USB_SW).

## 18.3.3.2 USB and DSI PHYs

## 18.3.3.2.1 Power Tree

The recommended power tree for this configuration is as follows:

- VDD18, VDDUSB33, and VDDUSB0P9 are powered by LDO rails with output discharge and an independent ON/OFF control over I²C or GPIO. It is recommended to source VDDUSB33 and VDDUSB0P9 power from USB VBUS to minimize system power consumption from the battery.
- 2. The following power-on (default) states are allowed:

- VDD18 is OFF, VDDUSB33 is OFF, VDDUSB0P9 is OFF

# 18.3.3.2.2 USB VBUS Detection

Designs utilizing USB should implement USB VBUS detection via GPIO interrupt asserted on USB VBUS connect event.

#### 18.3.3.2.3 System Initialization Sequence

The sequence below assumes that the SoC is powered on and booted to the application. On USB VBUS connect interrupt, perform the following actions:

- 1. Perform DSI initialization sequence as described in section "DSI PHY Only" on page 169.
- 2. Perform USB initialization sequence as described in section "USB PHY Only" on page 142.

### 18.3.4 Suspend State Power Consumption

USB PHY power consumption in suspend state when both 3.3 V and 0.9 V are supplied is as specified in the Electricals.

#### 18.3.5 USB Data Line Filtering

A TVS on the data lines, USB0PP and PSB0PN, is required. An integrated CMF and TVS solution, such as the Panasonic EXC-14CS900H, is recommended. If the design achieves EMC compliance without CMF on the USB data lines, then a TVS-only solution, such as the TI ESD122DMXR, may be used.

#### 18.3.6 Charger Detection and USB Enumeration Requirements

Apollo4 has no 5V-tolerant pins. Therefore, it relies on the external circuit for getting VBUS power OK (VBUS connected) status. The recommended solution is connecting PMIC/charger VBUS_OK output to Apollo 4 interrupt-capable GPIO pin.

### 18.3.7 LDO for USB PHY Power

Suitable small form-factor LDOs which could be used for USB PHY power rails are as follows:

- ST Micro LDBL20 in 0.47 x 0.47 x 0.22 mm STSTAMP[™] package: https://www.st.com/resource/en/datasheet/ldbl20.pdf
- ST Micro LD39130S in 0.69 x 0.69 x 0.5 mm CSP package: https://www.st.com/resource/en/datasheet/ Id39130s.pdf
- TI LP5910 0.74 x 0.74 x 0.4 mm DSBGA package: http://www.ti.com/product/LP5910

#### 18.3.8 Unused Interface Terminations


When the USB port is not used, the following supply and signal terminations should be followed.


- DP/DM pins should be left open.
- VCCA3P3 and VCCA0P9 should be connected to ground.

# 18.4 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about USB Module operations.

# **19. Secure Digital Input Output (SDIO)**





# 19.1 Features

Features of the SDIO Module are as follows:

- SDIO card specification Version 3.0
- Host clock rate variable between 0 and 96 MHz
- Up to 50 MBytes per second data rate using 4 parallel data lines (SDR50 mode)
- Transfers data in 1 bit and 4 bit SD modes
- Transfers data in SDR50 modes
- Cyclic Redundancy Check CRC7 for command and CRC16 for data integrity
- Variable-length data transfers
- Performs Read wait Control, Suspend/Resume operation SDIO CARD
- Supports Read wait Control, Suspend/Resume operation

#### NOTE

Only bare metal operation is supported at a maximum clock frequency of 96 MHz and SDR only.

# **19.2 Functional Overview**

The SDIO host controller provides support for higher bandwidth device transfer. Typical application is for IC connectivity. The SDIO controller supports up to 2 kB block buffering as well as dedicated DMA controller support to provide maximum host offload. The DMA algorithm supported is the Advanced DMA version 2 (ADMA2) which allows for flexibility in memory allocation. The controller interface supports a programmable DLL to allow for timing tuning for optimal windowing.

Please refer to the SDIO registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# **19.3 Additional Information**

Please consult the Apollo4 Family Programmer's Guide for additional information about SDIO Module operations.

# 20. Display Controller (DC)




Figure 41. Apollo4 Plus SoC Display Controller Block Diagram

# 20.1 Features

- Programmable display resolutions up to 1024 x 1024¹
- Compressed framebuffer support
- 4 graphics layers
- Powerful composition
  - Alpha blending
  - Programmable size, offset and format per layer
  - Programmable stride/pitch enabling panning and clipping
- Per layer palette
- Global or Gamma correction (layers 3 and 4 only)
- Configurable dithering 15/16/18-bits for better results on displays

^{1.} Ignoring frame-rate, the Display Controller can support up to 1024 x 1024 resolution. The resulting frame rate at any particular resolution depends upon display interface speed, bus-fabric bandwidth and complexity of the graphics assets and related operations.

# 20.2 Functional Overview

The Display Controller (DC) contains several smart tools and functionalities to compose multiple graphics layers by improving image quality and contributing significantly to the reduction of the SoC power consumption.

The DC supports composition features, a wide range of display interfaces and advanced proprietary framebuffer compression technology. The core is designed to lift the workload off the Graphics Processing Unit (GPU) or the host processor (CPU), in GPU-less systems, and minimize the memory bandwidth.

Multiple layers can be clipped, positioned and composed on the final display by overlaying graphics or application windows, with or without transparency. The Display Controller supports four layers.

Please refer to the Display Controller registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

### 20.2.1 Display Interfaces

- 3-wire/4-wire SPI
  - Pixel data writes at 50MHz
  - Command read at 10MHz (1-wire)
  - Command write at 50MHz (1-wire)
- DualSPI or QuadSPI interface mode
- QuadSPI DDR Mode support
- DSI (Display Serial Interface) via on-chip DSI module
- Serial formats 2-beat, 3-beat and 4-beat RGB
- RGBA4444 and ARGB4444 input formats supported
- Two independent 32-byte FIFOs, one dedicated to each direction of data transfer

#### NOTE

The following configurations are supported to achieve the listed frame rate at the specified display size:

1. Screen size 390x390, single RGB24 frame buffer in SSRAM, assets in PSRAM, QSPI or DSI interface

Supported frame rate (fps): 50

2. Screen size 390x390, dual RGB565 frame buffers in SSRAM, assets in PSRAM, DSI interface

Supported frame rate (fps): 60

3. Screen size 454x454, dual TSC6 frame buffers in SSRAM, assets in PSRAM (TSC-compressed), DSI interface

Supported frame rate (fps): 60

### NOTE

Use of RGBA4444 or ARGB4444 input color modes are supported, but the DC on the Apollo4 SoCs does not support any of RGB4444 interfaces, including NEMADC_RGBA4444 and NEMADC_ARGB4444. NEMADC_RGBA4444 interface is supported on Apollo4 Plus SoCs.

#### NOTE

Use of the DPI-2 interface is not recommended or supported, and is therefore not included in the list of available display interfaces.

# 20.2.2 Configuration Options

- DMA
  - Scanline based
  - Tile based (MIPI)
- Layer Overlay
  - 4 layers
- Screen formatting (output encoding)

# 20.3 Architecture

This section provides a high-level description of the DC's internal architecture, frame buffer compression/ decompression, the supported color formats and the display format interfaces.

### 20.3.1 Top Level Description

The Display Controller's configuration register file controls the operation of the display controller. Timing parameters are programmable and data are fetched for each layer by a dedicated DMA engine. Additional modules include:

- Gamma adjustment
- Dithering application

Depending on the target screen, output can be formatted to different types. Figure 41 depicts the main hardware components and the features of the Display Controller.depicts the main hardware components and the features of the Display Controller.

### 20.3.2 Blending Modes

During the blending process, a translucent foreground color (current layer) with a background color (previous layer) are combined and a new blended color is produced. Foreground color's translucency may range from completely transparent to completely opaque. If the foreground color is completely transparent, the blended color will be the background color and if the foreground color is completely opaque, the blended color will be the foreground color. When the translucency ranges in between, the blended color is computed as a weighted average of the foreground and background colors.

### 20.3.3 Dithering

Dithering is the process of degrading the color image with a method that tries to produce better results than information truncation.

Dithering is used to create the illusion of "color depth" in images with a limited color palette. In a dithered image, colors that are not available in the palette are approximated by a diffusion of colored pixels from within the available palette. The human eye perceives the diffusion as a mixture of the colors within it.

## 20.4 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about Display Controller Module operations.

# **Blank Page**

# 21. Graphics Processing Unit (GPU)




Figure 42. GPU Block Diagram

# 21.1 Features

- Hardware Components:
  - Programmable Shader engine
  - VLIW instruction set architecture supporting low-level vector graphics processing
  - Fixed point functional units
  - Command list-based DMAs to minimize CPU overhead
  - Primitive Rasterizer
  - Texture Mapping unit
  - Blending unit
- Drawing Primitives:
  - Pixel / Line drawing
  - Filled rectangles
  - Triangles (Gouraud Shaded)
- Quadrilateral
- Color formats
  - 32-bit RGBA8888/BGRA8888/ABGR8888
  - 24-bit RGB
  - 16-bit RGBA5551/RGB565
  - 8-bit A8/L8/RGB332
  - 4-bit A4/L4
  - 2-bit A2/L2
  - 1-bit A1/L1

- YUV (Read only)
- TSC™ (Optional)
- Image transformation
  - Texture mapping
  - Point sampling
  - Bilinear filtering
  - Blit support
  - Rotation any angle
  - Mirroring
  - Stretch (independently on x and y axis)
  - Source and/or destination color keying
  - Format conversions on the fly
- 2.5D Perspective Correct Projections
- Text rendering supports
  - Bitmap antialiased A1/A2/A4/A8
  - Font Kerning
  - Unicode (UTF8)
- Blending Support
  - Fully Programmable Alpha blending modes (Source and Destination)
  - Source/Destination color keying
- Antialiasing hardware support
  - 8x multi-sample anti-aliasing (MSAA)
  - Quadrilaterals per edge Antialiasing
  - Triangles per edge Antialiasing
  - Antialiased Thick lines
- Antialiased Circles
- Dithering hardware support

# 21.2 Functional Overview

The GPU on the Apollo4 Plus SoC brings high quality graphics for user interfaces in a very small power budget. The GPU supports entry level IoT platforms, wearable and embedded devices with low cost and ultra-low power requirements and provides fluid graphics experience for a wide range of applications. Developers are able to create compelling Graphical User Interfaces (GUIs) and software applications with ultra-long battery life at a significantly lower cost for power-memory-area constrained IoT devices.

The GPU module's functions and interface are as shown in Figure 42.

Please refer to the GPU registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# 21.3 Architecture

The GPU has been designed for graphics efficiency in ultra-compact silicon area. Its fixed-point data path and instruction set architecture (ISA) are tailored to GUIs acceleration and small display applications leading to substantial improvements in power consumption and silicon area. The GPU microarchitecture combines hardware-level support for multi-threading, VLIW and low-level vector processing in the most power efficient way.

### 21.3.1 I/O Interfaces

Connected via an AXI bus that helps it communicate with the MCU, the configuration registers and system memory.

- Uses three AXI master ports 32/64-bit that access the main memory and fetch data from it (textures, frame data, etc.).
- The AXI version contains a separate command list AXI bus specifically for that purpose (CL Bus).

## 21.3.2 Graphics Pipeline

## 21.3.2.1 Configuration Register File

The GPU is programmed through a set of registers called the Configuration Register File (CRF) and each sub-module of the GPU is programmed through a subset of the CRF. The CRF can be memory mapped to the CPU address space, thus making it directly accessible. Writing the CRF directly is considered inefficient since it consumes a large volume of the CPU resources and ties the CPU execution to the GPU. For this reason, it can also be accessed indirectly through the Command List Processor (CLP).

## 21.3.2.2 Command List Processor

In order to decouple CPU and GPU execution and achieve both better performance and lower power consumption, the GPU incorporates an advanced Command List Processor (CLP), capable of reading entire lists of commands from the main memory and relay them to the Configuration Register File.

The CPU pre-assembles Command Lists (CL) prior to submitting them to the Command List Processor for execution, while a single Command List can be submitted multiple times. This approach alleviates the CPU from recalculating drawing operations for repetitive tasks, resulting in more efficient resource utilization.

The steps for writing commands to the Configuration Registers through the Command List Processor are the following:

- 1. The CPU assembles a Command List, through the GFX Library.
- 2. The CPU submits the Command List for execution. The Command List Processor is informed of a pending Command List.
- 3. The Command List Processor reads the Command List from the System Memory.
- 4. The Command List Processor relays the commands to the Configuration Register File.

### 21.3.2.3 Rasterizer

The GPU can draw a multitude of geometrical shapes called Geometric Primitives, such as lines, rectangles, triangles and quadrilaterals. The Rasterizer Unit reads the coordinates of the primitives' vertices and feeds the rest of the graphics pipeline with the fragments contained in the geometry. A fragment contains information concerning a single pixel. This information includes raster position (coordinates), texture coordinates, interpolated color and alpha values.

The Rasterizer can draw:

- Pixel Drawing
- Line Drawing (at any direction)
- Filled Rectangles
- Quadrilaterals
- Triangles

In addition, the Rasterizer handles clipping, that is dropping fragments that are outside the effective drawing area and back-face culling, that is dropping entire primitives that are considered to be non-visible, like the rear looking faces of a cube. If a pixel resides inside or outside of the geometry primitive, is determined by the value of E which is positive inside the geometry primitive and negative outside of it.

The pixel's edge function value is calculated for each line of the geometry primitive (e.g. 3 times for a triangle) using the following equation:

$$E = A \cdot x + B \cdot y + C.$$

Although the equation requires two multiplications and two additions, since the variation is always one pixel on the x or y axis, this is reduced to a single accumulator.

The color variances are also calculated in a similar way, where each of the RGBA components is linearly interpolated across the geometry of the primitive. With the hardware blender, each edge can be independently programmed to either have antialiasing or not. The Rasterizer determines the coverage value of each pixel as a function of the pixel center to the closest edge distance.

Transformations are performed using matrix multiplication. The Vector Matrix Multiplier multiplies a 2x1 Vector (x, y) by a 3x3 homogeneous Matrix to produce a new 2x1 Vector (Tx, Ty). The following computation is required to calculate texel coordinates from screen coordinates:

$$Tx = \frac{t00 \cdot x + t01 \cdot y + t02}{t20 \cdot x + t21 \cdot y + t22} \qquad Ty = \frac{t10 \cdot x + t11 \cdot y + t12}{t20 \cdot x + t21 \cdot y + t22}$$

## 21.3.2.4 Texture Map Unit

The Texture Map Unit produces texels that sends to the Fragment Processing Core. It is fed with texture's attributes (base address, dimensions, color format) and the required coordinates. The Texture Map Unit performs some internal processing and outputs the corresponding texel. Generating a texture element requires a series of operations like wrapping (clamp, mirror, repeat e.t.c.), reading corresponding color values from memory, converting the color values to RGBA8888 format and performing filtering if necessary.

## 21.3.2.5 Fragment Processing Core

The Fragment Processing Core is the main processing unit of the GPU's architecture. It is a 64-bit VLIW processor which performs computations on the fragments coming from the Rasterizer Unit and on the texels coming from the Texture Map Unit and calculates the final color to a fragment. The Core is programmable through binary executables called Fragment Shaders.

# 21.3.2.6 Render Output Unit

The Render Output Unit (ROP) is the last stage of the Graphics Pipeline. The Fragment Processing Core feeds the Render Output Unit with the pixel's coordinates and color value. Before the color value is written to the memory, the color is converted to the Frame Buffer's format. When texture compression is used, decompression is performed while reading from the Frame Buffer and compression is performed while writing to the Frame Buffer.

With the hardware blender, the Render Output Unit reads pixels from the Fragment Processing Core (source) and pixels from the Frame Buffer (destination) to perform blending. Blending requires a series of calculations between the source (foreground) and destination (background) color fragments to produce the final color, which is written back to memory. The following equations are used for the final color:

$$Fc = Sc \cdot Sf + Dc \cdot Df$$
  $Fa = Sa \cdot Sf + Da \cdot Df$ 

The Color and Alpha values range from 0 to 1, therefore each calculation result is also clamped to the same range. The available Blend Factors and the resulting RGBA values are listed in Table 18. Figure 48 shows the effect of the blending modes.

Blending mode	Blend Factors	RGBA
Name	(Sf or Df)	Value
DSBF_ZERO	0	0, 0, 0, 0
DSBF_ONE	1	1, 1, 1, 1
DSBF_SRCCOLOR	Sc	Rsrc, Gsrc, Bsrc, Asrc
DSBF_INVSRCCOLOR	(1 – Sc)	1 – Rsrc,1 – Gsrc,1 – Bsrc,1 – Asrc
DSBF_SRCALPHA	Sa	Asrc, Asrc, Asrc, Asrc
DSBF_INVSRCALPHA	(1 - Sa)	1 – Asrc,1 – Asrc,1 – Asrc,1 – Asrc
DSBF_DESTALPHA	Da	Adst, Adst, Adst, Adst
DSBF_INVDESTALPHA	(1 <i>− Da</i> )	1 – Adst, 1 – Adst, 1 – Adst, 1 – Adst
DSBF_DESTCOLOR	Dc	Rdst, Gdst, Bdst, Adst
DSBF_INVDESTCOLOR	(1 <i>– Dc</i> )	1 – Rdst,1 – Gdst,1 – Bdst,1 – Adst
DSBF_CONSTCOLOR	Сс	Rconst, Gconst, Bconst, Aconst
DSBF_CONSTALPHA	Са	Aconst, Aconst, Aconst, Aconst
DSBF_UNKNOWN	0	0, 0, 0, 0

Sc.	Source Color	Dc	Destination Color
Sa	Source Alpha	Da	Destination Alpha
Sf <b>:</b>	Source Blend Factor (multiplier)	Df <b>:</b>	Destination Blend Factor (multiplier)
Fc Sc	Final Color Source Color	Cc Dc	Constant Color Destination Color
Sa	Source Alpha	Da	Destination Alpha
Sf:	Source Blend Factor (multiplier)	Df <b>:</b>	Destination Blend Factor (multiplier)
Fc:	Final Color	Cc:	Constant Color
Fa:	Final Alpha	Ca	Constant Alpha
and th	PCBA values are noted as follow		

and the RGBA values are noted as follows:

Rsrc	Source Red value	Rdst	<b>Destination Red value</b>
ttsrc <b>:</b>	Source Green value	ttdst	<b>Destination Green value</b>
Bsrc:	Source Blue value	Bdst	<b>Destination Blue value</b>
Asrc:	Source Alpha value	Adst.	<b>Destination Alpha value</b>

Rconst:	<b>Constant Red value</b>
---------	---------------------------

Gconst: Constant Green value

**Bconst:** Constant Blue value

Aconst: Constant Alpha value




Figure 43. Blending Modes

# 21.3.3 Frame buffer Compression

- Framebuffer compression operates in screen blocks (4x4 pixel blocks) and, depending on the configuration, achieves TSC[™]4, TSC[™]6 and TSC[™]6a lossy, fixed-ratio compression.
- TSC ™4 is a 6:1 compression (4 bpp)
- TSC[™]6 is a 4:1 compression (6 bpp)




Figure 44. TSC[™]4 /TSC[™]6 Framebuffer Compression Module

#### 21.3.4 Color Modes

The GPU supports multiple color formats. The most common color formats that are supported are the following.

### 21.3.4.1 RGBX8888 32-bits

Valid Input and Output color format

Value: 0x00



# 21.3.4.2 RGBA8888 32-bits

Valid Input and Output color format

Value: 0x01



# 21.3.4.3 XRGB8888 32-bits

Valid Input and Output color format

Value: 0x02



## 21.3.4.4 ARGB8888 32-bits

Valid Input and Output color format Value: 0x03



## 21.3.4.5 RGB5650 16-bits

Valid Input and Output color format

Value: 0x04

	Pixel 0														
15	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										0				
R4	R4 R3 R2 R1 R0 G5 G4 G3 G2 G1 G0 B4 B3 B2 B1 B0														
			By	te 1							Byt	e 0			

# 21.3.4.6 RGBA5551 16-bits

Valid Input and Output color format

Value: 0x05

	Pixel 0														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R4	R4 R3 R2 R1 R0 G4 G3 G2 G1 G0 B4 B3 B2 B1 B0 A0									A0					
	Byte 1 Byte 0														

# 21.3.4.7 RGBA4444 16-bits

Valid as Input color format only

Value: 0x06

	Pixel 0														
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R3 R2 R1 R0 G3 G2 G1 G0 B3 B2 E								B1	B0	A3	A2	A1	A0		
			Byt	te 1							Byt	ie 0			

## 21.3.4.8 RGBA0008 8-bits

Valid as Input color format only

Value: 0x08

	Pixel 0											
7	6	5	4	3	2	1	0					
A7	A6	A5	A4	A3	A2	A1	A0					
			Byt	te 0								

### 21.3.4.9 L8 8-bits

Valid Input and Output color format

Value: 0x09

	Pixel 0											
7	6	5	4	3	2	1	0					
L7	L6	L5	L4	L3	L2	L1	L0					
			Byt	te 0								

## 21.3.4.10 L1 Big-Endian 1-bit

Only available as input format

Value: 0x0B

Pixel 0	Pixel 1	Pixel 2	Pixel 3	Pixel 4	Pixel 5	Pixel 6	Pixel 7				
7	6	5	4	3	2	1	0				
L0											
	Byte 0										

# 21.3.4.11 A1 Big-Endian 1-bit

Only available as input format

Value: 0x0c

Pixel 0	Pixel 1	Pixel 2	Pixel 3	Pixel 4	Pixel 5	Pixel 6	Pixel 7
7	6	5	4	3	2	1	0
A0							
			Byt	e 0			

# 21.3.4.12 20.5.4.12UYVY 32-bits 2-pixels

Only available as input format

Value: 0x0D

Г				Pixel	11							Pixel	1&0							Pixel	10							Pixel	1&0			
Γ	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0	V7	V6	V5	V4	V3	V2	V1	V0	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y1	07	U6	U5	04	U3	02	01	00
Г		Byte 3				Byte 2					Byte 1									By	0											

#### 21.3.4.13 ABGR8888 32-bits

Only available as input format

Value: 0x0E

															Pixe	10															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	1	6	5	4	3	2	1	0
R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	В7	B6	B2	B4	B3	B2	B1	B0	Α/	A6	A5	A4	A3	A2	A1	A0
	Byte 3 Byte 2 Byte 1 Byte 0																														

#### 21.3.4.14 BGRA 32-bits

Only available as input format


Value: 0x10



### 21.3.4.15 BGRX 32-bits

Only available as input format

Value: 0x11



### 21.3.4.16 TSC4 16-pixels / 64 - bits

Valid Input and Output color format Value: 0x12

#### 21.3.4.17 TSC6 16-pixels / 96 - bits

Valid Input and Output color format

Value: 0x16

# 21.3.4.18 TSC6A 16-pixels with Alpha / 96 - bits

Valid Input and Output color format Value: 0x17

## 21.3.4.19 A1LE Little-Endian 1-bit

Only available as input format

Value: 0x27

Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1	Pixel 0					
7	6	5	4	3	2	1	0					
A0												
Byte 0												

# 21.3.4.20 A2LE Little-Endian 2-bits

Only available as input format

Value: 0x28

Pix	el 3	Pix	el 2	Pix	el 1	Pix	el 0				
7	6	5	4	3	2	1	0				
A1	A0	A1	A0	A1	A0	A1	A0				
Byte 0											

# 21.3.4.21 A4LE Little-Endian 4-bits

Only available as input format

Value: 0x29

	Pix	el 1			Pix	el 0						
7	6	5	4	3 2 1								
A3	A2	A1	A0	A3	A2	A1	A0					
Byte 0												

# 21.3.4.22 L1LE Little-Endian 1-bit

Only available as input format

Value: 0x2A

Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1	Pixel 0					
7	6	5	4	3	2	1	0					
LO	L0	L0	L0	L0	L0	L0	LO					
Byte 0												

# 21.3.4.23 L2LE Little-Endian 2-bits

Only available as input format

Value: 0x2B

Pix	el 3	Pix	el 2	Pix	el 1	Pix	el 0					
7	6	5	4	3	2	1	0					
L1	L0	L1	L0	L1	L0	L1	L0					
Byte 0												

# 21.3.4.24 L4LE Little-Endian 4-bits

Only available as input format

Value: 0x2c

	Pix	el 1			Pix	el 0						
7	6	5	4	3 2 1								
L3	L2	L1	L0	L3	L2	L1	L0					
Byte 0												

# 21.3.4.25 A2 Big-Endian 2-bits

Only available as input format

Value: 0x30

Pix	el 0	Pix	el 1	Pix	el 2	Pix	el 3				
7	6	5	4	3	2	1	0				
A1	A0	A1	A0	A1	A0	A1	A0				
Byte 0											

# 21.3.4.26 L2 Big-Endian 2-bits

Only available as input format

Value: 0x31

Pix	el 0	Pix	el 1	Pix	el 2	Pix	el 3				
7	6	5	4	3	2	1	0				
L1	L0	L1	L0	L1	L0	L1	L0				
Byte 0											

# 21.3.4.27 A4 Big-Endian 4-bits

Only available as input formatValue: 0x34

	Pix	el 0			Pix	el 1						
7	6	5	4	3	2	1	0					
A3	A2	A1	A0	A3	A2	A1	A0					
Byte 0												

# 21.3.4.28 L4 Big-Endian 4-bits

Only available as input format

Value: 0x35

	Pix	el 0			Pix	el 1						
7	6	5	4	3	2	1	0					
L3	L2	L1	L0	L3	L2	L1	L0					
Byte 0												

### 21.3.4.29 RGBA3320 8-bits

Only available as input format

Value: 0x38

	Pixel 0														
7	6	5	4	3	2	1	0								
R2	R1	R0	G2	G1	G0	B1	B0								
			By	te 0											

### 21.3.4.30 BGR24 24-bits

Only available for AHB Master Bus

Valid Input and Output color format

Value: 0x39

	Pixel 0																						
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Byte 2											Byt	ie 1							Byt	te 0			

# 21.3.4.31 RGB24 24-bits

Only available for AHB Master Bus

Valid Input and Output color format

Value: 0x3c

	Pixel 0																						
23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B7	B6	B5	B4	B3	B2	B1	B0	G7	G6	G5	G4	G3	G2	G1	G0	R7	R6	R5	R4	R3	R2	R1	R0
Byte 2									Byte 1										Byt	e 0			

# 21.3.4.32 Color Expansion

The internal format is always on RGBA8888 32-bit format. Therefore, lower order color formats are expanded to 8-bits per color channel. This is achieved by high-order bit replication. For example, a 5-bit color format is constructed as follows:

 $C[7:0] = \{C[4:0]; C[4:2]\}$ 

# **21.4 Additional Information**

Please consult the Apollo4 Family Programmer's Guide for additional information about graphics development and GPU Module operations.

# 22. Display Serial Interface (DSI)




Figure 45. DSI Controller Block Diagram

# 22.1 Features

The DSI on the Apollo4 Plus SoC supports the features listed below.

- Standard D-PHY transceiver compliant to MIPI Specification
- Type1 display architecture in command mode
- Can be programmed to support command mode in single channel mode
- Generic read and write commands
- Low power data transfer for both DBI/generic
- Pixel formats of types:
- 16bpp [RGB565]
- 18bpp [RGB666] and [Loosely packed RGB666]
- 24bpp [888RGB]
- Recovery from contention
- Timers and recovery schemes to come out of mode fault errors
- Watchdog timers to monitor D-PHY activity:
  - in low power mode
  - in high speed mode
  - during turn-around
- Interrupts to report protocol errors and expiry of timers
- Programmable device initialization timers
- Programmable maximum return packet size command
- One or two PHY data lanes
- DBI interface for DCS commands and data transfer
- Data lane switching to low power mode during idle time
- Signals tearing effect
- Ultra low power mode switching
- Bus turn-around
- · EOT disabling capacity to suit backward compatible displays
- Clock stop enabling feature during idle time
- Added support for deskew calibration
- Supported display resolutions:

- QCIF
- QVGA
- CIF
- VGA

The DSI is compliant with the following standards:


- DSI MIPI specification for Display Serial Interface (Version1.3.1)
- D-PHY standard MIPI specification (Version1.2)
- MIPI Alliance Standard for Display Bus Interface version2.0 0
- MIPI Alliance Standard for Display Command Set Version 1.02

NOTE The DSI supports Type 1 display architecture in command mode only. Video Mode is not supported.

# 22.2 Functional Overview

The Display Serial Interface bus (DSI) on the Apollo4 Plus SoC is a type of serial bus that enables transfer of data between a transmitter device and a receiver device. The DSI device has a point-to-point connection with DSI devices via D-PHYs as shown in Figure 46.

Please refer to the DSI registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.




#### Figure 46. Display Serial Interface Bus with DSI Devices

The DSI module is configured to specify the interface and provide a connect between the MCU and a peripheral such as a display module. It is built on existing MIPI Alliance standards by adopting pixel formats, controlling pins and a command set specified in DBI-2 and DCS standards.

The D-PHY's data lane signals are transferred point-to-point as differential signals using two signal lanes and a clock lane. There are two signaling modes: high speed mode that operates at a rate of 500 Mbps and a low power mode (LP) that operates at a lower transfer rate of 10 Mbps. The mode is set to a low power mode and a stop state at start up / power up. Depending on the desired data transfer type, the lanes switch between high and low power modes. High speed data transfer is unidirectional and data transfer at low speed can be unidirectional or bidirectional.

DSI devices operate in a layered fashion. There are 4 layers identified both at receiver and transmitter ends. Figure 47 shows the layers in the DSI data transfer model.



### Figure 47. Layers in the DSI Data Transfer Model

**PHY Layer:** An embedded electrical layer that sends and detects start-of-packet and end-of-packet signaling on the data lanes. It has a serializer and de-serializer unit to dialogue with the PPI / lane management unit. It also has clock divider unit to source and receive clock during different modes of operation.

**PPI / Lane Management Unit:** This layer does the lane buffering and distributes the data in the lanes as programmed in a round robin manner and also merges them to stream line to the LLP/ PLI unit.

**PLI / Low Level Protocol Unit:** This layer packetizes as well as de-packetizes the data with respect to channels, frames, colors and line formats. There is an ECC generator and corrector unit to recover the data free from errors in the packet headers. It has a CRC checker or CRC generator unit to pack the payload data with CRC checksum bits for payload data protections.

**Application:** This layer describes higher-level encoding and interpretation of data contained in the data stream. Depending on the display subsystem architecture, it may consist of pixels having a prescribed format, or of commands that are interpreted by the display controller inside a display module.

# 22.3 Hardware Design Guidelines

The following sub-sections provide design guidelines for the use of the Apollo4's DSI PHY. Also, please consult the DSI section of the Electricals for voltage, power and timing requirements of the PHY.

#### 22.3.1 System Power Sequencing for DSI TX Interface

The power sequence for the DSI TX interface is contingent on the PHY(s) used in the system. The sections below address the proper sequences which include powering VDD18 only or with VDDUSB33 (3.3 V) and VDDUSB0P9 (0.9 V) supplies, and cover the cases for DSI TX Interface (D-PHY) only, and both USB PHY and D-PHY in the system.

Refer to the DSI PHY section in the Electricals for supply voltage specifications.

### 22.3.1.1 DSI PHY Only

#### 22.3.1.1.1 Power Tree

The recommended power tree for this configuration is as follows:

1. VDD18 is powered by LDO rails with output discharge and ON/OFF control over  $I^2C$  or GPIO.

The following power-on (default) state is allowed: VDD18 is OFF

NOTE

On Apollo4 and Apollo4 Blue, powering VDD18 without powering the DSI TX/D-PHY internal power rails results in uncontrolled current leakage to VDD18 and may lead to long-term reliability issues. This uncontrolled current leakage to VDD18 has been resolved in Apollo4 Plus and therefore turning power on and off to VDD18 in the following sequences is not needed.

#### 22.3.1.1.2 DSI TX Initialization Sequence

The sequence below assumes that the SoC is powered on. During booting to the application, the following actions should be performed.

- 1. Enable power to DSI TX and D-PHY (VDDF_DSIPHY_SW).
- 2. Holding D-PHY in reset, enable power to the external VDD18 rail.
- 3. Configure DSI TX to desired mode.

For power saving put DSI TX to ULPS state during periods of inactivity, as D-PHY in LP STOP mode consumes high power from the VDD18 rail (~2.5mA). DPHY's bias, LDOs and PLL blocks can be disabled through trim registers upon ULPS PHY entry:

- DSI->AFETRIM3 |= 0x00038000; //
- DSI->AFETRIM2 |= 0x0000001C; //

#### 22.3.1.1.3 DSI TX Shutdown Sequence

On terminating DSI TX / D-PHY operation, the SoC should follow the below shut-down sequence:


- 1. Disable power to the external VDD18 rail.
- 2. Disable power to D-PHY (VDDF_DISPHY_SW).

## 22.3.1.2 USB and DSI PHYs

Follow the system power sequencing recommendations for the devices utilizing both DSI and USB interfaces in section "USB and DSI PHYs" on page 144.

## 22.4 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about DSI Module operations.



# 23. PDM-to-PCM Converter Module (PDM)






Figure 49. PDM Block Diagram

## 23.1 Features

The Pulse Density Modulation (PDM) to Pulse Code Modulation (PCM) Converter Module, referred to throughout as PDM, features a low power stereo/mono PDM-to-PCM converter with register programming. It is targeted for digital microphone voice/audio recording applications.

The module operates in dual mode (stereo or mono). In stereo mode, the PDM converts 1-bit stereo pulsedensity modulated (PDM) bit stream data from external digital microphones into 24-bit pulse-code modulated (PCM) data for base-band processing. In default operation, the PDM data sampled on the rising-edge of digital microphone clock is assumed to be left channel input, while data on the falling-edge is assumed to be right channel input. Optional channel swap is available through register setting. In mono mode, only the left channel PCM output is valid while the right channel output is zero (no toggling).

The PDM-to-PCM converter supports data sampling rate at 16 kHz in default setting for voice application. It is capable of supporting output sampling rates ( $F_s$ ) at 8, 16, 48, 96 kHz and up to 192 kHz at different master clock conditions. After input sampling, the PDM data bits are fed into digital filters for data conversion and gain amplification.

The PDM module provides the following features:

- Support Stereo/Mono Dual Mode PDM-to-PCM Conversion
- 1-bit PDM (pulse-density modulated) input for up to 4 pairs of microphone outputs
- 24-bit PCM conversion/output at up to 192 kHz sample rate
- Support Digital Microphone Clock at 512 kHz, 1.024 MHz, 2.048 MHz, 2.45 MHz, 3.072 MHz
- PCM Sampling Rate: 8 kHz, 16 kHz, 32 kHz, 48 kHz, 96 kHz, 192 kHz
- PGA Gain: -12dB +34.5dB gain with 1.5dB/Step
- High Performance Mode
  - 110dB SNR, BW=20 kHz (A-weighted)
  - -105dB THD+N, BW=20 kHz (A-weighted)
- Mid Performance
  - 107dB SNR, BW=6.7 kHz (A-weighted)
  - -101dB THD+N, BW=6.7 kHz (A-weighted)
- Reduced Performance mode
  - 88dB SNR, BW=6.7 kHz (A-weighted)

- -83dB THD+N, BW=6.7 kHz (A-weighted)
- Power Down Mode support

NOTE

The lack of a circular buffer implemented in hardware for the audio modules PDM, I2S and AUDADC (if present) means that such a buffer must be implemented in software which will result in a higher level of CPU intervention.

# 23.2 Functional Overview

The Apollo4 Plus SoC integrates a PDM-to-PCM Converter module designed for digital voice applications. The conversion path contains front-end left/right channel data sampling, digital filters and PGA gains for each channel. The digital filters convert single bit PDM data into 24-bit PCM data. The streamed data volume can be programmed through internal registers.

Please refer to the PDM registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# 23.3 PDM-to-PCM Converter Clocking Mechanism

Table 16 below shows the PDM bit data sampling clock (PDMA_CKO) as a function of F_S and OSR for the various operating modes, at a PDM_CLK of 24.576 MHz.

OPERATING MODE	F _{PDMA_CKO} (MHz)	F _S (kHz)	OSR	DIVMCLKQ [1:0]	MCLKDIV [3:0]	SINCRATE [6:0]	SINAD (dB)	DR (dB)
	6.144	96	64	1	1	32	103	110.8
	3.072	48	64	1	3	32	105.5	108.7
High Perfor- mance Mode	3.072	24	128	1	3	64	122.8	120.9
	3.072	16	192	1	3	96	116.1	120.4
	1.536	16	96	1	7	48	115.4	120.5
	3.072	96	32	1	3	16	86	87.9
Reduced Perfor- mance Mode	1.536	48	32	1	7	16	83.2	88.8
	0.768	16	48	1	15	24	89.7	97.2
Mid	1.536	24	64	1	7	32	101	107.6
Performance Mode	1.024	16	64	1	11	32	100	106.8

### Table 16: PDMA_CKO and OSR Settings for Different Sampling Frequencies

Notes:

1. Assumes PDM_CLK of 24.576 MHz.

- 2. The above frequency combinations are recommended values, where **DIVMCLKQ = 2'b01**. User may determine other proper values according to actual master clock rate and digital microphones implemented in system design.
- 3. SINAD means ratio of signal to noise plus the first N harmonics of THD.
- 4. **DR** means dynamic range, which is measured as SINAD (-60dB) in this table.

The module's master input clock (PDM_CLK) is generated by the SoC clock generator. The PDM bit data sampling clock for external digital microphones (PDMA_CKO) and the filters' internal operating clocks is generated internally by the module. The relationship between PDMA_CKO, the master clock, PDM_CLK, and the sampling frequency F_s is as shown below. The PDMA_CKO clock may be delayed by setting register PDMCKO_DLY for a clock phase shift during bit data sampling.

The PDM input clock is divided down by DIV_MCLKQ to generate the internal clock for the PGA and PDM-to_PCM converters, MCLKQ, as:

•  $F_{MCLKQ} = F_{PDM CLK} / (DIV_MCLKQ + 1)$ 

where the clock gating to left and right channels is:

•  $F_{MCLK L} = F_{MCLK R} = F_{MCLKQ}$ 

The resulting PDMA_CKO frequency can be set as:

•  $F_{PDMA CKO} = F_{MCLK L} / (MCLKDIV+1) = F_S x 2 x SINCRATE$ 

NOTE

Sinc decimation rate, CORECFG0_SINCRATE, must be set to a value within the range of 16-64, or to 96.

and if the frame rate, also known as the baseband sampling frequency, F_S = 16 Ks/s and the decimation rate setting (SINCRATE) is set to 16, then:

• F_{PDMA CKO} = 16 Ks/s x 2 x 16 = 512 kHz

The oversampling rate, OSR, or decimation rate, then becomes:

• OSR =  $F_{PDMA CKO} / F_{S} = 2 \times SINCRATE$ 

#### and

•  $F_{MCLK L} = F_{MCLK R} = F_S X 2 x SINCRATE x (MCLKDIV+1)$ 

#### NOTE

The high-speed crystal clock, referred to as XTHS or XTALHS, is offered as a module clock option (CLKSEL) for the AUDADC, PDM and I2S modules on devices which offer those modules. Due to silicon erratum ERR121 which is applicable to all Apollo4 family devices, this clock selection has the unintended side effect of enabling the 32 kHz crystal at the same time. Therefore, whenever the high-speed crystal is being used by one or more of these modules in active mode or in any low-power mode, the 32 kHz crystal will be enabled and drawing power.

The only way to avoid this situation is to clock these modules with one of the other module clock options.

#### NOTE

Regarding the default selection of the HFRC2 to clock the PDM module, there is the possibility of an asynchronous shutdown of the HFRC2 clock divider by the internal hardware, causing a glitch when the requesting peripheral stops requesting the HFRC2.

The HFRC2 must be forced on not only when HFRC2 is being selected and while being used as the clock source but also whenever the clock source is being changed regardless of the new clock source being selected.


The HFRC2 is forced on by setting the CLKGEN_MISC_FRCHFRC2 bit. The sequence for changing the clock source regardless of clock selection is to first force HFRC2 on by setting the CLKGEN_MISC_FRCHFRC2 bit, select the clock source for the module, clear the CLKGEN_MISC_FRCHFRC2 bit only if HFRC2 is NOT selected, and then engage the peripheral.

If HFRC2 is the clock source, then shutting the module down cleanly requires switching to HFRC, for example, and then disabling the HFRC2 by clearing the CLKGEN_MISC_FRCHFRC2 bit.

#### 23.3.1 Clock Gating and Data Synchronization

For low power implementation, PDM_CLK is sourced from the MCU and divided down internally for each conversion channel with clock gating. Figure 50 shows the clock tree and internal synchronization from PDM_CLK clock domain to the MCLKQ clock domain. The DIVIDER block is user-controlled by the DIVMCLKQ register field to generate MCLKQ, which in turn is divided by MCLKDIV and fed to the CLOCK GENERATOR block to generate PDMA_CKO.

MCLK_L is always on in both mono and stereo mode. That is, in mono right-channel operation, it actually uses the left channel of PDM-to-PCM core conversion for recording conversion process. LRSWAP must be set to "1" in mono right mode operation, and "0" in mono left mode operation. Please also refer to "Operating Mode" Section for more detail description.



#### Figure 50. Clock Path and Data Synchronization Diagram

Figure 51 illustrates the clock gating scheme for MCLK_L and MCLK_R internal master clocks through the ICG (integrated clock gating) cells. PDM_LEFT_EN and PDM_STEREO_EN signals are controlled by the setting of the CORECFG1_PCMCHSET field.





Figure 51. PDM Converter Core Local Clock Gating

# 23.4 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about PDM-to-PCM Converter Module operations, where the following topics are covered:

- Operating Modes
- Digital Volume Control and Soft Mute
- Low pass and high pass filters



# 24. Low Power Analog Audio Interface

Figure 52. Low Power Analog Audio Block Diagram

# 24.1 Features

The Low Power Analog Audio Interface is comprised of 4 channels of Programmable Gain Amplifiers (PGAs), 12-bit 4-channel Audio ADC (AUDADC), and 1 low power microphone bias (MICBIAS) as shown in Figure 52.

Key features of the PGAs include:

- Programmable gain for AC-coupled audio inputs (20 Hz 20 kHz) to drive AUDADC
- Audio inputs may be microphone or line inputs
  - Single Ended (SD)
  - Pseudo Differential (PD)
  - Fully Differential (FD)
- Full Scale Voltage
  - SE/PD: 0.5  $\mathrm{V}_{\mathrm{rms}}$
  - FD: 1 V_{rms}
- Gain steps supported: 0-24 dB in 0.5 dB increments
- Set input common-mode for active and sleep mode operation
- Implicit 2/3 attenuation to fit 1.2 V ADC full scale

Key features of the AUDADC include:

- Reconfigurable Successive Approximation Register (SAR) ADC
- 4 dedicated single-ended input channels from four PGA sources
- Input Range: 0 V to 1.2 V
- Configurable automatic low power control between scans
- Configurable for 12 / 10 / 8 bit ADC Precision Modes
- Configurable sampling time
- Uses 1.2 V external reference with internal buffer
- Single shot, repeating single shot, scan, and repeating scan modes
- Variable sample tracking time, configurable on per-slot basis
- User-selectable clock source for variable sampling rates
- Automatically accumulate and scale module for hardware averaging of samples
- 16-entry FIFO and DMA capability for storing measurement results and maximizing SoC sleep time
- Multiple Interrupt Support:
  - FIFO full
  - FIFO almost full
  - Scan Complete
  - Conversion Complete
  - Window Incursion
  - Window Excursion
  - Various DMA-related notifications
- Window comparator for monitoring voltages excursions into or out of user-selectable thresholds
   Unsigned mode support ONLY
- Supports signed data mode by way of AUDADC_ADCCFG_DATAFMT
- Settable sampling/tracking time per-slot
- ADC-internal trigger timer providing low-jitter periodic repeated triggers
- Additional delays configurable via ADC registers

Key features of MICBIAS include:

- MICBIAS provides user-programmable regulated (0.9 V to 1.5 V) supply to analog MEMS microphones
- Performance Summary:
  - 200 µA max load current with 2.2 µF capacitor
  - 560 nA quiescent current
  - Typical PSR (from VDDAUD)
    - 34 dB @ 1 kHz
    - 15 dB @ 20 kHz
    - Startup < 1 ms

### 24.2 Functional Overview

The Apollo4 Plus SoC integrates a sophisticated 12-bit successive approximation Analog to Digital Converter (ADC) block for sensing both internal and external voltages. The Audio ADC provides four separately managed conversion requests, called slots which are serially sequenced. The result of each conversion request is delivered to a 16-deep FIFO. Firmware can utilize various interrupt notifications to determine when to collect the sampled data from the FIFO or from a buffer written by DMA. This block is extremely effective at automatically managing its power states and its clock sources.

Please refer to the Audio ADC registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

#### NOTE

The lack of a circular buffer implemented in hardware for the audio modules PDM, I2S and AUDADC (if present) means that such a buffer must be implemented in software which will result in a higher level of CPU intervention.

#### 24.2.1 Clock Source and Dividers

The Audio ADC runs off of the HFRC, HFRC2 or a 24.576 MHz crystal clock source. When the Audio ADC block is enabled and has an active scan in progress, it requests a clock source. There is an automatic hardware hand shake between the clock generator and the Audio ADC. If the Audio ADC is the only block requesting an HFRC based clock, then the HFRC will be automatically started. The Audio ADC can be configured to completely power down the HFRC between scans if the startup latency is acceptable or it can leave the HFRC powered on between scans if the application requires low latency between successive conversions. The Audio ADC supports a HFRC clock frequency of 48 MHz, a HFRC2 clock frequencies of 48 MHz, or a nominal 24.567 MHz from a XTALHS crystal.

#### NOTE

The high-speed crystal clock, referred to as XTHS or XTALHS, is offered as a module clock option (CLKSEL) for the AUDADC, PDM and I2S modules on devices which offer those modules. Due to silicon erratum ERR121 which is applicable to all Apollo4 family devices, this clock selection has the unintended side effect of enabling the 32 kHz crystal at the same time. Therefore, whenever the high-speed crystal is being used by one or more of these modules in active mode or in any low-power mode, the 32 kHz crystal will be enabled and drawing power.

The only way to avoid this situation is to clock these modules with one of the other module clock options.

#### NOTE

Regarding the selection of HFRC2 to clock the Audio ADC module, there is the possibility of the asynchronous shutdown of the HFRC2 clock divider causing a glitch when the requesting peripheral stops requesting the HFRC2 and allows it to be shut down. The HFRC2 must be forced on when it is to be used such that it does not get powered down by the internal hardware.

The HFRC2 is forced on by setting the CLKGEN_MISC_FRCHFRC2 bit. The sequence for selecting the HFRC2 as the clock source is to first force FRCHFRC2 bit on, then switch clock sources, and finally engage the peripheral.

If HFRC2 is the clock source, then shutting the module down cleanly requires switching to HFRC, for example, and then disabling the HFRC2 by clearing the CLKGEN_MISC_FRCHFRC2 bit.

Also, if HFRC2 is used for the Audio ADC clock source, low-jitter samples are needed which means using the Audio ADC's internal trigger timer. This in turn requires the clock to be running while sampling is enabled.

# 24.2.2 4 Channel Analog Mux

As shown in Figure 52, the Audio ADC block contains a 4-channel analog multiplexer on the input port to the analog to digital converter. The analog mux channels are connected as follows:

- 1. Analog IN or Mic A PGA channel 0 (PGA_A0)
- 2. Analog IN or Mic A PGA channel 1 (PGA_A1)
- 3. Analog IN or Mic B PGA channel 0 (PGA_B0)
- 4. Analog IN or Mic B PGA channel 1 (PGA_B1)

Refer to the detailed register information below for the exact coding of the channel selection bit field for each slot.

#### 24.2.3 Voltage Reference Source

The Apollo4 Plus SoC's Audio ADC 1.2 V voltage reference is internally generated and filtered from the LPADC_VREF pad using a 100 nF capacitor.

#### 24.2.4 Four Automatically Managed Conversion Slots

The Audio ADC block contains four conversion slot control registers, one for each of the four slots. These can be thought of as time slots in the conversion process. When a slot is enabled, it participates in a conversion cycle. The Audio ADC's mode controller cycles through up to four time slots each time it is triggered.

3	3	2	2	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0
1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0	9	8	7	6	5	4	3	2	1	0
	Re	eserv	ved			# ampl to ccur						F	Rese	erve	ł						CHA SEL				F	Rese	erve	d		WINDOW_COMP	SLOT_ENABLE

#### Table 17: One SLOT Configuration Register

The channel select bit field specifies which one of the analog multiplexer channels will be used for the conversions requested for an individual slot.

Each of the four conversion slots can independently specify:

- Analog Multiplexer Channel Selection
- Participation in Window Comparisons
- Automatic Sample Accumulation

### 24.2.5 Sixteen Entry Result FIFO

All results written to the FIFO have exactly the same format as shown in Table 18. The properly scaled accumulation results are written the lower half word in 14.6 format. Since each slot can produce results at

a different rate, the slot number generating the result is also written to the FIFO along with the total valid entry count within the FIFO.




Table 18: FIFO Register

#### 24.2.6 DMA

When enabled, the Audio ADC can use DMA to keep its FIFO serviced and transfers samples to SRAM. Generally, DMA should be used when the desired use case is autonomous recording of samples to a preallocated buffer in SRAM. The buffer may be byte-aligned but must be a word-multiple in size.

An additional capability of the DMA is the ability to mask FIFOCNT and SLOTNUM data from FIFO data. The DMA engine can be configured to write only samples to SRAM without the FIFOCNT and SLOTNUM data. This allows the SoC to skip the manual process of masking the potentially undesirable upper bits of each data value written to SRAM.

#### 24.2.7 Window Comparator

A window comparator is provided which can generate an interrupt whenever a sample is determined to be inside the window limits or outside the window limits. These are two separate interrupts with separate interrupt enables. Thus one can request an interrupt any time a specified slot makes an excursion outside the window comparator limits.

The window comparison function has an option for comparing the contents of the limits registers directly with the FIFO data (default) or for scaling the limits register depending on the precision mode selected for the slots.

#### NOTE

Currently the only supported ADC data format is unsigned binary format, which is the default setting for the AUDADC's CFG_DATAFMT field.

#### 24.3 Interrupts

The Audio ADC has 8 interrupt status bits with corresponding interrupt enable bits, as follows:


- 1. Conversion Complete Interrupt
- 2. Scan Complete Interrupt
- 3. FIFO Overflow Level 1
- 4. FIFO Overflow Level 2
- 5. Window Comparator Excursion Interrupt (a.k.a. outside interrupt)
- 6. Window Comparator Incursion Interrupt (a.k.a. inside interrupt)
- 7. DMA Complete (DCMP)
- 8. DMA Error (DERR)
- 9. DMA transfer complete
- 10. DMA error condition

## 24.4 Microphone Biasing

The Apollo4 MICBIAS circuit can be trimmed with a 6-bit trim code programmed in MCUCTRL_AUDIO1_MICBIASVOLTAGETRIM and MCUCTRL_AUDIO2_MICBIASVOLTAGETRIM. Relationship between trim values and resulting VDDMIC are as shown in Figure 53. The relationship between VDDMIC voltage and trim code is approximately described by the following formula:

#### VDDMIC = (0.012481V * MICBIASVOLTAGETRIM[5:0]) + 0.827913V

#### NOTE MICBIAS is powered by the VDDAUDA rail (1.8 V $\pm$ 10%). Microphones that need 1.62 V or greater (up to 1.98 V) can be supplied directly using VDDAUDA. A MICBIAS bypass mode is active when MICBIASVOLTAGETRIM[5:0] is set to 0x3F. This mode enables a bypass to MICBIAS so that it can output VDDAUDA voltage, which allows the MICBIAS circuit to act as a load-switch for analog mics requiring voltage > 1.5 V.




#### Figure 53. Mic Bias Trim Graph

### 24.5 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about Audio ADC Module operations.

# 25. Inter-IC Sound (I²S)





### 25.1 Features

The I²S module provides the following features:

- Inter-IC audio streaming interface
- Modes
  - I²S Philips mode
  - I²S right-justified and left-justified serial audio format modes
  - TDM mode
- Supported sample rates include 8, 11.025, 16, 22.05, 32, 44.1, 48, 96 and 192 kHz
- Audio sample sizes of 8,16, 24 and 32 bit
  - I²S always sends 32 bits per channel
  - TDM has tremendous flexibility for framing and bit width
- 2 instances (IPB0/IPB1) of full-duplex I²S (stereo TX + stereo RX) using shared CLK & FS
- Master and slave
- Optional Asynchronous Sample Rate Conversion (ASRC) on slave I²S channels
  - 2-channel audio sample rate converter
  - Sample size: 24 bits (for internal processing, but accepts 8, 16, 24 or 32 bits)
  - Lower than -130 dB THD+N for common conversion ratios (when using 24-bit or 32-bit samples)
  - Minimum input clock frequency: FSin
  - Minimum output clock frequency: FSout
  - Extremely fast synchronization time with the input audio stream: 128 /  $FS_{in}$
  - Latency: (FIFO_SIZE / (2FS_{in})) + (2 / FS_{out})
  - Automatically adjusts to changes in both input and output sample rates
  - High input jitter tolerance: supports occasional bursts or skips of a couple of samples without sacrificing quality in practical terms
  - Input sample rate range: 8 kHz to 192 kHz
  - Output sample rate range: 8 kHz to 192 kHz
  - Maximum down conversion of 3.9:1
  - Maximum up conversion of 1:7

- Fixed FSYNC:SCLK ratio of 64:1 required
- 1 to 8 Channel TDM interface

#### NOTE

Sharing the TDM bus between/among multiple peripherals is not supported.

#### NOTE

The lack of a circular buffer implemented in hardware for the audio modules PDM, I2S and AUDADC (if present) means that such a buffer must be implemented in software which will result in a higher level of CPU intervention.

NOTE

Due to erratum ERR075, I2S Master DMA does not work after entering deep sleep. There is no problem when entering normal sleep. Applications should keep from entering deep sleep when I2S is powered up and expected to operate.

### 25.2 Functional Overview

The I²S interface module provides the capture and transmit capability of I²S digital audio data in a variety of formats and data rates, as well as an asynchronous sample rate conversion function for input or output data streams. It is a slave device which must be programmed by the MCU to function. There are 2 independent instances of the I²S module on the Apollo4 Plus SoC. Each I²S instance can support master or slave operation and full or half duplex operation.

Various modes and sample rates are supported to provide flexible audio data processing. DMA is supported to enable efficient transfer of data to/from SRAM. The I²S modules are powered via VDDH or VDDH2, and the modules must be activated through the PWRENI2Sn field of the PWRCTRL_AUDSSPWREN power control register prior to accessing any registers within the modules. To access external devices, the GPIO module must also be programmed to allow the I²S signals to propagate through the selected pins of the device. There is a variety of clock sources that can be used to control the transmit and receive ports, and the module can operate in clock master or slave mode, regardless of the direction of data flow.

Each module contains 2 major sections. One section consists of the interface logic control portion and second section contains the I²S audio processing portion. The interface logic provides register and high level clock, data and interrupt control for the I²S module. DMA capabilities are provided for TX, RX or full duplex RX/TX modes.

Please refer to the I²S block diagram in Figure 54. Each controller supports configurable Asynchronous Sample Rate Converters, each capable of supporting stereo transmit and/or receive when configured as slave device. ASRC RX and ASRC TX perform 24-bit asynchronous sample rate conversions sharing the same ROM.

The Configurable Deserializer can be configured to convert the different possible formats of the incoming serial audio stream to a parallel interface. If the Receive FIFO is full, the newly arrived samples are

dropped until there is space in the FIFO. The Configurable Deserializer should be reset before a stable serial audio signal is present at the input.

The Configurable Serializer reads the audio samples from the Transmit FIFO and converts the parallel audio stream interface to the desired output format. If the FIFO is empty, this module can be configured to repeat the last sample present in the FIFO or transmit zeros.


#### NOTE

The high-speed crystal clock, referred to as XTHS or XTALHS, is offered as a module clock option (CLKSEL) for the AUDADC, PDM and I2S modules on devices which offer those modules. Due to silicon erratum ERR121 which is applicable to all Apollo4 family devices, this clock selection has the unintended side effect of enabling the 32 kHz crystal at the same time. Therefore, whenever the high-speed crystal is being used by one or more of these modules in active mode or in any low-power mode, the 32 kHz crystal will be enabled and drawing power.

The only way to avoid this situation is to clock these modules with one of the other module clock options.

### 25.3 Additional Information

Please consult the Apollo4 Family Programmer's Guide for additional information about I²S Module operations.



# 26. Voltage Comparator (VCOMP)

Figure 55. Block diagram for the Voltage Comparator Module

# 26.1 Functional Overview

The Voltage Comparator Module, shown in Figure 55, measures a user-selectable voltage at all times. It provides interrupt and software access to the comparator output with multiple options for input and reference voltages. It can be configured to generate an interrupt when the monitored voltage rises above a user-configurable threshold or when the monitored voltage drops below a user-configurable threshold.

The voltage to be monitored is selected by programming the comparator's positive terminal signal, PSEL[1:0], and may be any of:

- 1. The supply voltage (VDDH)
- 2. The PTAT voltage from the temperature sensor (VTEMP)
- 3. External voltage channel 1 (CMPIN0)
- 4. External voltage channel 2 (CMPIN1)

The reference voltage is selected by programming the comparator's negative terminal, NSEL[1:0] and may be any of:

- 1. Three external voltage channels (CMPRF0, CMPRF1 or CMPRF2)
- 2. The internally generated reference (DAC output selected by LVLSEL)

The internal reference voltage is tuned using an on-chip DAC with level select signal LVLSEL[3:0]. When using external inputs or reference inputs, the associated pads must be configured using the GPIO function selects explained in the GPIO document section.

The Voltage Comparator CMPOUT output will remain high while the voltage at the positive input is above the voltage at reference input. The CMPOUT output will transition low when the voltage at the positive input to the comparator falls below the reference input taking into account hysteresis. The CMPOUT output is directly accessible by software by reading the CMPOUT field in the status register. The OUTHI interrupt will be set if enabled and the CMPOUT transitions high or if it is high at the time the interrupt is enabled. Similarly, the OUTLOW interrupt will be set if enabled and the CMPOUT output transitions low or if it is low at the time the interrupt is enabled.

Please refer to the VCOMP registers of the Apollo4 Plus SoC register set. The register set for this SoC is delivered as part of the AmbiqSuite SDK. Also available and should be referenced and understood are the Apollo4 Family Programmer's Guide and the Errata List document specific to this Apollo4 family member.

# 27. Voltage Regulator Module




Figure 56. Block Diagram for Voltage Supplies and Regulation on Apollo4 Family

# 27.1 Functional Overview

The Voltage Regulator Module down-converts and regulates the supply voltage, VDD, with extremely high efficiency. A Buck Converter enables down-conversion from the power supply input (e.g., a battery or external regulator) at efficiency of > 80%. With ultra-low quiescent current, the Buck Converter is optimized for low power environments. There is also an integrated low dropout linear regulator (LDO) which is used in very low power modes and can also be utilized to provide a lower cost system solution by eliminating the need for the external inductor required in buck mode. The VDDC and VDDF capacitors are still required for the internal LDO.

The Buck Converter and LDO of the Voltage Regulator Module are tightly coupled to the various low power modes in the Apollo4 Plus SoC. When the device enters deep sleep mode, the Buck Converter switches into a low power mode to provide very high efficiency at low quiescent current.

NOTE

The use of Internal LDO Mode is restricted to only Low Power (LP) Mode. SIMO Buck Mode must be used if using High Performance (HP) Mode.

### 27.2 SIMO Buck

The SIMO buck sources the primary supplies for the core and memory domains. This buck is a very high efficiency, single-inductor/multiple-output design. The SIMO buck must be enabled via software. This is done in the AmbiqSuite SDK using a HAL function:


am_hal_pwrctrl_control (AM_HAL_PWRCTRL_CONTROL_SIMOBUCK_INIT, 0).

Upon enabling the SIMO buck, it will be power up and stabilized through hardware control. The status of the SIMO buck can be queried via the PWRCTRL_VRSTATUS register. The SIMO buck has an efficient ultra-low power mode that is entered automatically via hardware control based on active load current of the system.


For cost/area constrained designs, the SIMO buck can be disabled and on-die LDO regulators can be used. In this configuration, the SIMO buck will remain powered down.


There is also a zero length detect circuit to ensure the regulated voltages from the SIMO buck do not drop out.

# 28. Package Mechanical Information¹



## 28.1 BGA Package





NOTES:

- $\bigtriangleup$  dimension 6 is measured at the maximum solder ball diameter, parallel to datum plane C.
- $\textcircled{\mbox{\sc datum c}}$  datum c (seating plane) is defined by the spherical crowns of the solder balls.
- A PARALLELISM MEASUREMENT SHALL EXCLUDE ANY EFFECT OF MARK ON TOP SURFACE OF PACKAGE.

	SYMBOL	COMMON DIMEN		SIONS
		MIN.	NOR.	MAX
TOTAL THICKNESS	А	0.635	0.71	0.8
STAND OFF	A1	0.08		0.18
SUBSTRATE THICKNESS	A2		0.21	REF
MOLD THICKNESS	A3		0.37	REF
BODY SIZE	D		5	BSC
BODY SIZE	E		5	BSC
BALL DIAMETER			0.2	
BALL OPENING			0.2	
BALL WIDTH	ь	0.17		0.27
BALL PITCH	e		0.35	BSC
BALL COUNT	n		146	
	D1		3.85	BSC
EDGE BALL CENTER TO CENTER	E1		4.2	BSC
BODY CENTER TO CONTACT BALL	SD		0.175	BSC
BODT CENTER TO CONTACT BALL	SE			BSC
PACKAGE EDGE TOLERANCE	000		0.1	
MOLD FLATNESS	bbb		0.1	
COPLANARITY	ddd		0.08	
BALL OFFSET (PACKAGE)	eee		0.15	
BALL OFFSET (BALL)	fff		0.08	

#### Figure 57. Package Drawing for Apollo4 Plus SoC

^{1.} All dimensions in mm unless otherwise noted.

# 28.2 Reflow Profile


Table 19 lists the reflow conditions for the lead-free package. Reference IR Reflow Profile for Moisture Sensitivity Test (J-STD-020).

Reflow times: 3 cycles

Profile Features	Pb-Free Assembly
Average ramp-up rate (include 217 °C to Peak)	3 °C/second max.
Temperature maintained above 217 °C	60 to 150 seconds
Time within 5 °C of actual peak temperature	20 - 40 seconds
Peak temperature (minimum)	260 +0/-5 °C
Ramp-down rate	6 °C /second max.
Time 25 °C to peak temperature	8 minutes max.

### Table 19: Reflow Condition (260 °C) for Pb-free Package

Figure 58 illustrates the temperature profile for reflow soldering requirements.



Time

Figure 58. Reflow Profile

# **29. Electrical Characteristics**

# **IMPORTANT NOTICE**

Specifications and other information in this Apollo4 Plus SoC datasheet are subject to change. Contact Ambiq sales with questions about specifications.

All specifications listed herein are provided for the -20C to 60C temperature range unless noted otherwise.

# 29.1 Absolute Maximum Ratings

The absolute maximum ratings are the limits to which the device can be subjected without permanently damaging the device and are stress ratings only. Device reliability may be adversely affected by exposure to absolute-maximum ratings for extended periods. Functional operation of the device at the absolute maximum ratings or any other conditions beyond the recommended operating conditions is not implied.

Symbol	Parameter	Test Conditions	Min	Мах	Unit
VDDP	SIMO Buck / LDO Supply voltage		-	3.63	V
VDDA	Analog Supply voltage		-	3.63	V
VDDH	Primary IO Supply voltage		-	3.63	V
VDDH2	Secondary IO Supply voltage		-	3.63	V
VDD18	MIPI, DSI, DISPPLL Supply voltage		-	1.98	V
VDDAUDD	Digital Audio Supply voltage		-	3.63	V
VDDAUDA	Analog Audio Supply voltage		-	1.98	V
VDDUSB33	USB Analog 3.3 V Supply voltage		-	3.63	V
VDDUSB0P9	USB Analog 0.9V Supply voltage		-	0.99	V
V _{IO}	Voltage on all input and output pins		-0.30	VDDH+ 0.30	V
I _{SRC_PKG_} - TOTAL	Total continuous output source current - all GPIO pins on package	Applicable across operating temperature, drive strengths and GPIO supply voltage(s) (VDDH/VDDH2/VDDAUDD)	-	220	mA
I _{SRC_RAIL_TO-} TAL	Total continuous output source current - all GPIO pins per rail (VDDH/VDDH2/VDDAUDD)	Applicable across operating temperature, drive strengths and GPIO supply voltage(s) (VDDH/VDDH2/VDDAUDD)	-	110	mA
T _{OP}	Operating temperature		-20	60	°C
T _{STORE}	Storage temperature		-55	125	°C
$\theta_{JA}$	Thermal resistance, junction to ambient	BGA Package on 4 layer PCB in still air, 0.15 mW power dissipa- tion	-	46.77	°C/W
$\theta_{\text{JC}}$	Thermal resistance, junction to package case	BGA Package on 4 layer PCB in still air, 0.15 mW power dissipa- tion	-	10.89	°C/W
T _{REFLOW}	Reflow temperature	Reflow Profile per JEDEC J- STD-020D.1	-	260	°C
I _{LU}	Latch-up current	EIA/JESD78, 25°C, ±100mA trigger current and Over-volt- age at 1.5Vmax	-	100	mA
V _{ESDHBM}	ESD Human Body Model (HBM)	JS-001-2017	-	2000	V
V _{ESDCDM}	ESD Charged Device Model (CDM)	JS-002-2014	-	250	V

Table 20: Absolute Maximum Ratings

# 29.2 Recommended Operating Conditions

## 29.2.1 Voltage Supplies

Supply	Supply Description		Opera	ating Ra	inge (V)	Comments
ouppiy	Description	Source	Min	Тур	Мах	Comments
VDDA	Analog Supply	Battery / External Regulator	1.71	1.8 - 2.0	2.2	
VDDP	SIMO Buck/ LDO Supply	Battery / External Regulator	1.71	1.8 - 2.0	2.2	DCM buck will cause spikes of up to 100 mA.
VDDH	Primary I/O Supply	Battery / External Regulator	1.71	1.8 - 2.0	2.2	
VDDAUDD	Digital Audio Supply	Battery / External Regulator	1.71	1.8 - 2.0	2.2	
VDDH2	Secondary I/O Supply	Battery / External Regulator	1.14	1.2 - 2.0	VDDA+ 0.5V	
VDDAUDA	Analog Audio and 24.576 MHz XTAL supply	External LDO, Low quiescent current, low noise preferred	1.62	1.75- 1.85	1.98	See note below. ^a Refer to VDDAUDA Table for Noise/PSRR Requirements.
VDD18	MIPI DPHY LP LDO and transceivers	Battery / External Regulator	1.62	1.8	1.98	Powering VDD18 without powering DSI TX/D-PHY internal power rails results in uncontrolled current leakage to VDD18 and leads to long-term reliability issues. Noise/ripple: ± 2% (72mVpk-pk), freq. range 10 MHz - 3 GHz ^b
VDDUSB33	USB Analog 3.3 V Supply	Battery / External Regulator	3.0	3.3	3.63	For different USB power scenarios: See "Universal Serial Bus (USB)" on page 225.
VDDUSB0P9	USB Analog 0.9 V Supply	External Regulator	0.84	0.9	0.99	Noise/ripple < 3% (pk-pk)

#### Table 21: Voltage Supplies

a. To reduce power consumption and supply noise, VDDAUDA should be tied to a supply within the VDDAUDA operating range when not using either the Low Power Analog Audio Interface module or the high-speed XTALHS crystal clock (any mode), which are powered by the VDDAUDA supply. In this specific scenario, the VDDAUDA supply does not need to meet the noise/PSRR conditions as required when any component/module supplied by VDDAUDA is active.

b. This uncontrolled current leakage to VDD18 has been resolved in Apollo4 Plus and therefore turning power on and off to VDD18 in a particular sequence on Apollo4 Plus SoCs is not needed.

### 29.2.2 VDDAUDA Voltage Supply Requirements

The VDDAUDA voltage supply provides power to the AUDADC module.

### 29.2.2.1 AUDADC Current Consumption

This section lists current required by the VDDAUDA supply when it is powering the AUDADC and audio microphones.

Parameter	Condition	Min	Тур	Max	Units	Comments
VDDAUDA - Voltage		-	1.8	-	V	<ul> <li>&lt; 1 µA quiescent current</li> <li>&gt; 40 dB PSRR in the range 1 kHz to</li> <li>10 kHz</li> </ul>
VDDAUDA - Leakage Current		-	10	-	nA	
VDDAUDA - Active Current	AUDADC and PGA Active	-	60	120	μA	
VDDAUDA - Active Current	MICBIAS Active	-	20	400	μA	MICBIAS current dependent on external microphone power con- sumption
VDDAUDA - Active Current	All Active	-	80	520	μΑ	

Table 22: AUDADC Power Supply (VDDAUDA)

### 29.2.2.2 AUDADC Requirements

This section specifies the VDDAUDA requirement when it is powering the AUDADC.

#### Table 23: VDDAUDA Phase Noise

Parameter	Condition	Min	Тур	Мах	Units
Noise/Ripple on VDDAUDA	<20 kHz	-	0.396	1.187	mV _{pp}
	20 kHz-200 kHz	-	0.089	0.266	mV _{pp}

#### Table 24: PSRR Requirements for AUDADC + PGA to Achieve 80dB SNR

Parameter	Frequency	PSRR (20 mV _{pp} )	PSRR (40 mV _{pp} )	PSRR (60 mV _{pp} )	PSRR (100 mV _{pp} )	Unit
	<2 kHz	-4	-10	-13	-18	dB
LDO PSRR Requirement by fre- quency dependent on ripple of	10 kHz	-19	-25	-28	-33	dB
voltage source to LDO	20 kHz	-25	-31	-34	-39	dB
	200 kHz	-38	-44	-47	-52	dB

# 29.2.3 Power Supply Sequencing

External Supply ^a	Conditions/Notes
VDDP/VDDH/ VDDA	<ol> <li>Power up concurrently from same source to the same voltage (i.e., VDDP = VDDH = VDDA).</li> <li>Should generally be supplied at nearly the same time as other rails.</li> <li>Some skew is acceptable.</li> </ol>
VDDH2	<ol> <li>May be powered up before, at the same time as, or any time after VDDP/VDDH/VDDA are powered^b.</li> <li>May be a separate supply from VDDP/VDDH/VDDA, but it may be tied to VDDP/VDDH/VDDA if not requiring a different voltage.</li> </ol>
VDDAUDA	<ol> <li>May be powered before or at the same time as VDDP/VDDH/VDDA.</li> <li>If not using audio, then may be tied it to VDDP/VDDH/VDDA.</li> <li>Must be a very clean supply when used - see previous "VDDAUDA Voltage Supply Requirements" section.</li> <li>Primarily needed for the LP analog microphone.</li> </ol>
VDDAUDD	<ol> <li>May be tied to VDDP/VDDH/VDDA.</li> <li>Must be powered before or at the same time as VDDP/VDDH/VDDA.</li> <li>GPIO powered by the VDDAUDD rail are GPIO50 - GPIO57. If no modules or GPIO that are supplied by VDDAUDD are used, then it may be left unconnected but it is recommended to connect VDDAUDD to VDDH (must NOT be tied to ground).</li> </ol>
VDD18	<ol> <li>Should be tied to ground if not using MIPI DSI interface.</li> <li>If using MIPI, then may be powered at the same time as VDDP/VDDH/VDDA but not before.</li> <li>Preferably only enabled/powered up when the display is being used.</li> </ol>
VDDUSB33/ VDDUSB0P9	<ol> <li>May be powered before, at the same time as, or after VDDP/VDDH/VDDA.</li> <li>For different USB power scenarios: See "System Power Sequencing for USB and DSI PHYs" on page 142.</li> <li>Only required when using USB (i.e., when USB cable is plugged in).</li> <li>Powering both supplies at the same time from VBUS source is recommended, with 0.9 V generated by LDO from the 3.3 V.^c</li> </ol>

#### Table 25: Power Supply Sequencing

a. Recommended Termination of Unused Interface:

- USB data pads (USB0PP and USB0PN) left open

- USB PHY power rails VDDUSB33 and VDDUSB0P9 connected to ground

- DSI TX data and clock pads left open

b. Grounding VDDH2 while VDDP/VDDH/VDDA are powered will result in excess current draw and can have long term reliability implications.

c. Although it is recommended to power-up VDDUSB33 and VDDUSB0P9 together only when USB is to be used, it is possible to keep VDDUSB33 powered at all times. In which case it is required that a 2 MΩ pull-down resistor be included on each of the USB data lines to prevent leakage current. Note that in all cases, the USB internal power rail (VCCCORE controlled by software) must be enabled by software before external power is applied to VDDUSB0P9.

### 29.2.4 Recommended External Components for the Buck Converters

Table 26: SIMO Buck Converter

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
L _{SBUCK}	SIMO Buck converter inductance (V _{SIMO} ) ^a		-	2.2	-	μH
C _{BUCK}	SIMO Buck converter output capacitance (4) (VDDC, VDDF, VDDS, VDDC_LV) ^b		-	2.2	-	μF

a. SIMO Buck Inductor (connected between SIMOBUCK_SW and SIMOBUCK_SWSEL):

- 2.2 µH

- Saturation current > 400 mA (> 500 mA recommended to achieve specified power consumption)

- Maximum DC resistance < 0.55 ohms

- Operating frequency range > 20 MHz

- Recommended part: Murata DFE201610E-2R2M=P2 (0806) or Taiyo Yuden MBKK1608T2R2M (0603)

b. SIMO Buck Bypass Capacitors:

- 0201, 2.2  $\mu\text{F},$  10 V, X5R caps are recommended for these internal rails

- Murata GRM033R61A225KE47D are used on Ambiq validation boards for the 2.2 µF caps.

- https://www.digikey.com/product-detail/en/Murata-electronics/GRM033R61A225KE47D/490-13227-1-ND/5877435 [digikey.com]




Figure 59. External Components for SIMO Buck

### 29.2.5 Recommended External Components for External Voltage Supplies

External Supply	Bypass Capacitor
VDDP, VDDH, VDDH2, VDDA	1 µF to Ground
VDDAUDD	2.2 µF to Ground
VDDAUDA	2.2 μF to Ground (Typ); Follow recommendations of LDO sup- plier. See note 4 below.
VDDUSB33	2.2 µF to ground
VDDUSB0P9	2.2 µF to Ground
VDD18	2.2 µF to Ground

#### Table 27: Recommended Bypass Capacitors for External Supplies

NOTES:

1) Recommend use of 5 V or greater caps for 1.9 V rails

2) Recommend use of 10 V caps for 3.3 V rails

3) Suitable standalone small form factor LDOs:

- Microchip MCP1811A in 1.0 x 1.0 x 0.50 mm UDFN package

- TI TPS7A02 in 1.0 x 1.0 x 0.40 mm X2SON package

#### 29.2.6 Recommended External Components for Other Supplies and References

- VDDP to VDDF
  - A 2.2 µF capacitor between VDDF and VDDP is recommended in order to ensure proper operation of POR circuitry at start-up.
- LPADC VREF
  - 100 nF cap to ground
- MICBIAS
  - MICBIAS can source up to 400 µA at 1.3 V (VDDMIC), with a minimum VDDAUDA supply of 1.62 V.
  - 2.2 µF cap is needed on VDDMIC to support 400 µA. Smaller acceptable for lower current.

# 29.3 Power Mode Transition Times

Symbol	Parameter	Min	Тур	Мах	Unit				
Buck mode									
T _{SLEEP_TO_RUN}	EP_TO_RUN Sleep to Run mode transition time		240	-	ns				
T _{DEEPSLEEP_TO_RUN}	O_RUN Deep-Sleep to Run mode transition time		25	-	μs				
LDO mode									
T _{SLEEP_TO_RUN}	Sleep to Run mode transition time	-	240	-	ns				
T _{DEEPSLEEP_TO_RUN}	Deep-Sleep to Run mode transition time	-	25	-	μs				

#### Table 28: Power Mode Transitions

# 29.4 Current Consumption

Symbol	Parameter	Test Conditions	VDD (V)	Min	Typ (Without PRO) ⁵	Typ (With PRO) ⁵	Max	Unit	Notes
	Coremark run	Executed from internal NVM, cache	1.9	-	17.2	15.4	-	μΑ/	1, 2, 3, 4,
IRUNLPFB	current	enabled, buck enabled, 128 kB TCM, HFRC=96 MHz	3.3	-	9.9	8.9	-	MHz	5
IRUNHPEB	Coremark run	Executed from internal NVM, cache enabled, buck enabled, 128 kB TCM,	1.9	-	21.3	20.8	-	μ <b>Α</b> /	1, 2, 3, 4,
KUNHPEB	current		3.3	-	12.3	11.9	-	MHz	5
IRUNWLPFB	While loop	Executed from internal NVM, cache	1.9	-	8.6	7.2	-	μA/	1, 2, 3, 4,
RONWLPFB	run current	enabled, buck enabled, 8 kB TCM	3.3	-	5.0	4.1	-	MHz	5
I _{SS2}	System Sleep mode 2 cur-	WFI instruction with SLEEP=1, clocks gated, oscillators on, buck converters	1.9	-	180	180	-	μA	1, 2, 3, 4,
	rent	enabled, 8 kB TCM retained	3.3	-	103.6	103.6	-		5
I _{SDS2-8RET}	System Deep Sleep mode 2	WFI instruction with SLEEPDEEP=1, XTAL off, buck enabled, 8 kB TCM	1.9	-	14.3	13.6	-	μΑ	2, 3, 4, 5
3D32-01121	current	retained	3.3	-	8.2	7.8	-		_, _, ., _
	System Deep	WFI instruction with SLEEPDEEP=1,	1.9	-	25.6	24.55	-		
ISDS2-384RET	Sleep mode 2 current	XTAL off, buck enabled, 384 kB TCM retained	3.3	-	14.7	14.1	-	μA	2, 3, 4, 5
I _{SDS2-2816RET}	System Deep Sleep mode 2	WFI instruction with SLEEPDEEP=1, XTAL off, buck enabled, 2816 kB	1.9	-	61.75	58.1	-	μA	2, 3, 4, 5
'SDS2-2810RE1	current	SRAM retained	3.3	-	35.6	33.5	-	μ. τ	2, 0, 4, 0
I _{SDS3}	System Deep Sleep mode 3	WFI instruction with SLEEPDEEP=1,	1.9	-	13.4	13.4	-	uА	2, 3, 4, 5
.9093	current	XTAL off, buck enabled, all SRAM off	3.3	-	7.72	7.72	-		2, 0, 4, 0
I _{SYSRST}	System current in	ТВD	1.8	-	7.0	-	19.3	3 mA	TBD
5.0.0	reset		2.2	-	7.6	-	19.9		

#### Table 29: Current Consumption in Active Mode and Sleep Modes

¹ Core clock (HCLK) is 96 MHz for each parameter unless otherwise noted.

² All values measured at 25°C.

³ Current consumption is normalized to 3.3 V and shown for comparison purposes. Efficiency of conversion not considered. Specifications at other VDD voltages available upon request.

⁴ All I/O power domains and peripherals powered off.

⁵ Apollo4 Plus current consumption measurements are given with and without the optional software-enabled TEMPCO and VDDC_LV power reduction optimization (PRO).

# 29.5 Non-volatile Memory (NVM)

		<i>-</i>
Table	30:	NVM

Symbol	Parameter	Min	Тур	Max	Unit
P _{CYC}	Program cycles before failure	100,000	-	-	cycles
T _{DATARET}	Data retention @125C	10	-	-	years
T _{BW}	Burst write time	-	-	1.5	kB/ms

# 29.6 Resets and Brown-Out Detector

Symbol	Parameter	Min	Тур	Мах	Unit
V _{POR_RISING}	POR rising threshold voltage	-	1.635-1.675	-	V
V _{BODL_FALLING}	Brownout detection low falling threshold voltage	-	1.65-1.70	-	V
PU _{RST}	Internal nRST pull-up resistor	-	1.8	-	kΩ
T _{RST}	nRST pulse width to guarantee reset assertion	100	-	-	μs
T _{POR}	POR detect to nRST de-assertion delay	-	52	60	ms
T _{POR2HRST}	Delay from nRST de-assertion to HRESET de-assertion	0.5	2.5	5	ms
T _{RSTDLY}	nRST reset delay from internal BODL	-	65	320	μs
T _{SOFT}	Software initiated reset delay (from SW POR issued until code execution restarts)	1	3	6	ms

#### Table 31: Power-On Reset (POR) and Brown-Out Detector (BOD)

# 29.7 General Purpose Input/Output (GPIO)

Symbol	Parameter	Min	Тур	Max	Unit
ALL GPIOs ^a					
C _{GPI}	Input capacitance	-	5	-	pF
I _{IN}	Input pin leakage current	-	1	20	nA
I _{INOD}	Open drain output leakage current	-	1	20	nA
V _{OH}	High-level output voltage	0.8V _{DDH}	-	-	V
V _{OL}	Low-level output voltage	-	-	0.2V _{DDH}	V
V _{IH}	Positive going input threshold voltage	0.7V _{DDH}	-	-	V
V _{IL}	Negative going input threshold voltage	-	-	0.3V _{DDH}	V
V _{HYS}	Input Hysteresis	0.12	0.14	0.16	V
R _{PD50K} ^b	50 kΩ pull-down resistance, PULLCFG = 1	42.4	51.0	59.4	kΩ
R _{PU15K} ^b	1.5 kΩ pull-up resistance, PULLCFG = 2	1.3	1.6	1.9	kΩ
R _{PU6K} ^b	6 kΩ pull-up resistance, PULLCFG = 3	5.2	6.2	7.2	kΩ
R _{PU12K} ^b	12 kΩ pull-up resistance, PULLCFG = 4	10.4	12.5	14.6	kΩ
R _{PU24K} ^b	24 kΩ pull-up resistance, PULLCFG = 5	20.6	24.9	29.0	kΩ
R _{PU50K} ^b	50 kΩ pull-up resistance, PULLCFG = 6	42.2	50.6	58.8	kΩ
R _{PU100K} b	100 kΩ pull-up resistance, PULLCFG = 7	84.0	100.5	116.6	kΩ
I _{SRC_0p1DS} b	Output source current, 1.8V, 0.1x drive strength	3.1	3.8	4.8	mA
I _{SNK_0p1DS} b	Output sink current, 1.8V, 0.1x drive strength	3.5	4.5	6.0	mA
I _{SRC_0p5DS} b	Output source current, 1.8V, 0.5x drive strength	15.6	18.9	23.9	mA
I _{SNK_0p5DS} b	Output sink current, 1.8V, 0.5x drive strength	13.9	18.0	23.9	mA
I _{SRC_0p75DS} b	Output source current, 1.8V, 0.75x drive strength ^c	25.0	30.3	38.3	mA
I _{SNK_0p75DS} b	Output sink current, 1.8V, 0.75x drive strength	20.9	27.0	35.9	mA
I _{SRC_1p0DS} b	Output source current, 1.8V, 1.0x drive strength	31.3	37.9	47.8	mA
I _{SNK_1p0DS} b	Output sink current, 1.8V, 1.0x drive strength	27.9	36.0	47.9	mA

### Table 32: General Purpose Input/Output (GPIO)

Symbol	Parameter	Min	Тур	Мах	Unit
T _{RISE_STD_0P1X} b	Rise time, 1.8V, 30 pF load, 0.1x drive strength	-	11.85	-	ns
T _{FALL_STD_0P1X} b	Fall time, 1.8V, 30 pF load, 0.1x drive strength	-	9.25	-	ns
T _{RISE_STD_0P5X} b	Rise time, 1.8V, 30 pF load, 0.5x drive strength	-	2.40	-	ns
T _{FALL_STD_0P5X} b	Fall time, 1.8V, 30 pF load, 0.5x drive strength	-	2.45	-	ns
T _{RISE_STD_0P75X} b	Rise time, 1.8V, 30 pF load, .075x drive strength	-	1.55	-	ns
T _{FALL_STD_0P75X} b	Fall time, 1.8V, 30 pF load, 0.75x drive strength	-	1.65	-	ns
T _{RISE_STD_1P0X} b	Rise time, 1.8V, 30 pF load, 1.0x drive strength	-	1.25	-	ns
T _{FALL_STD_1P0X} b	Fall time, 1.8V, 30 pF load, 1.0x drive strength	-	1.30	-	ns

### Table 32: General Purpose Input/Output (GPIO)

a. All GPIOs have Schmitt trigger inputs

b. Specifications based on simulations.

c. 0.75x and 1.0x drive strengths not available on all GPIO. See PINCFGn_DSn register field for each GPIO.

# 29.8 Clocks/Oscillators

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
F _{HFRC_LP}	HFRC frequency - Low Power		94	95.9	98	MHz
F _{HFRC}	HFRC frequency - High Performance Burst Mode		188	191.8	196	MHz
DC _{HFRC}	HFRC duty cycle		45	50	55	%
F _{HFRC2_LP}	HFRC2 frequency - Low Power		191	195.19	197.5	MHz
F _{HFRC2}	HFRC2 frequency - High Performance Burst Mode		382	390.38	395	MHz
F _{LFRC}	LFRC frequency		770	887	960	Hz
DC _{LFRC}	LFRC duty cycle	CLKGEN_CLK- OUT_CKSEL = LFRC_DIV2	45	50	55	%

#### **Table 33: Primary Internal Clocks**

## Table 34: Low-frequency Crystal

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
F _{XT}	XT frequency		-	32.768	-	kHz
DC _{XT}	XT duty cycle		50	56	60	%
C _{INX}	Internal XI/XO pin capacitance		-	3.4	-	pF
C _{EXT_XT_TOL}	Allowed external XI/XO pin capacitance per pin		-	-	7	pF
F _{OF}	XT oscillator failure detection frequency		-	8	-	kHz
OA _{XT}	XT oscillation allowance	At 25°C using a 32.768 kHz tuning fork crystal	320	-	-	ΚΩ

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
F _{XTAL}	Crystal frequency		-	32	-	MHz
ΔFXTAL	Frequency tolerance	Untrimmed; include initial tolerance/aging/ temperature drift	-40	-	40	ppm
CL	Crystal load capacitance		-	6	-	pF
ESR	Equivalent serial resistance		-	-	100	Ω
T _{XTAL}	Startup time		-	1	-	ms
C _{INX}	Internal XI32M/XO32M pin capacitance		-	3.4	-	pF
OA _{XT}	XT oscillation allowance		320	-	-	ΚΩ

### Table 35: High-speed Crystal Oscillator

#### Table 36: High-speed External Oscillator

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
F _{EXTCLK}	External clock frequency		5	32	48	MHz
DC _{EXTCLKSQ}	Square wave external clock duty cycle		35	50	65	%
DC _{EXTCLKSN}	Sine wave external clock duty cycle		-	50	-	%
ΔDC _{CLKOUT_32M}	Duty cycle tolerance (from 50%) on CLK- OUT_32M external pin when external clock applied		-	-	±5	%
V _{EXTCLK_SQ}	Square wave external clock voltage amplitude (DC offset not a concern)		0.3	1	VDDAUDA	V
V _{EXTCLK_SN}	Sine wave external clock peak-to-peak voltage (DC offset not a concern)		0.3	1	VDDAUDA	V _{P-P}
C _{XO32M_IN_NOXT}	Input capacitance at XO32M pin - no crystal ^a		-	-	10	pF

a. Care must be taken to ensure external clock can drive pin's internal capacitance (C_{XO32M_IN_NOXT}) while still meeting minimum amplitude requirement (V_{EXTCLK}).

# 29.9 Real Time Clock (RTC)

Symbol	Parameter	Min	Тур	Мах	Unit
F _{RTCCLK}	Clock frequency	-	100	-	Hz
T _{CLKRES}	Clock/Alarm Resolution	-	-	1/100	S

### Table 37: Real Time Clock (RTC)

# 29.10 Timer (TIMER)

Symbol	Parameter	Min	Тур	Мах	Unit
F _{TIMER}	Input frequency	-	-	F _{HFRC} /4	MHz
T _{INT_PW}	Trigger pulse width to trigger a timer	42	-	-	ns
T _{TMR_CLK_PW}	Half clock cycle pulse width for TIMER/ GPIO-generated clock input	20	-	-	ns

#### Table 38: Timer (TIMER)

# 29.11 STIMER

Symbol	Parameter	Min	Тур	Мах	Unit
F _{STIMER}	Input frequency	-	-	F _{HFRC} /16	MHz
T _{INT_PW}	Capture pulse width for continuous interrupts (edge-triggered)	170	-	-	ns
T _{TMR_CLK_PW}	Half clock cycle pulse width for TIMER-gen- erated clock input	83	-	-	ns

## Table 39: System Timer (STIMER)

# 29.12 Watchdog Timer (WDT)

Symbol	Parameter	Min	Тур	Мах	Unit
T _{WD}	Watchdog timer resolution	1/16	128	128	Hz

## Table 40: Watchdog Timer (WDT)

# 29.13 Voltage Comparator (VCOMP)

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
V _{COMPIN}	Input voltage range		0	-	VDDA	V
T _{COMP_RTRIG}	Rising voltage trigger response time		-	3	9	μs
T _{COMP_FTRIG}	Falling voltage trigger response time		-	5	15	μs
V _{HYST}	Hysteresis (Rising and Falling)		30	55	80	mV

### Table 41: Voltage Comparator (VCOMP)

# 29.14 General Purpose Analog-to-Digital Converter (ADC)

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
F _{ADCCLK}	Master ADC Clock Frequency		-	24	-	MHz
ANALOG INPUT					L	
V _{ADCIN}	Input voltage range		0	-	V _{ADCREF}	V
V _{ADCINN}	Maximum safe Input voltage range		0	-	VDDH	V
V _{ADCREF}	Internal reference voltage range		-	1.19	-	V
C _{ADCIN}	Input source capacitance		-	2	-	pF
SAMPLING DYNA	MICS				L	
RES	Resolution		8	-	12	bit
F _{ADCONV}	Conversion rate ^a		-	1.0 (12 b) 1.2 (10 b) 1.41 (8 b)	-	MS/s
TTRIG_C- START_REF0	Delay from cold start trigger to start of scan		-	96.6	-	μs
TTRIG_W- START_LP1_RE F0	Delay from warm start trigger to start of scan, LPMODE1		-	53.7	-	μs
TTRIG_W- START_LP0_RE F0	Delay from warm start trigger to start of scan, LPMODE0		-	0	-	μs
TSNGLSLOT_SC NCMP_PM12	Delay from scan start to scan complete, precision mode 12		-	24	-	cycles
TSNGLSLOT_SC NCMP_PM10	Delay from scan start to scan complete, precision mode 10		-	20	-	cycles
TSNGLSLOT_SC NCMP_PM8	Delay from scan start to scan complete, precision mode 8		-	17	-	cycles

 Table 42: General Purpose Analog to Digital Converter (ADC)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
	RACTERISTICS, Internal 1.19V Refer Igle Ended Input, 1 kHz Input, ADC R					
ENOB	Effective number of bits	1.8V	-	9.1	-	ENOB
THD _{ADC}	Total harmonic distortion (THD) - 1st 7 harmonics	1.8V	-	-77.4	-	dB
SNR _{ADC}	Signal-to-noise ratio (SNR)	1.8V	-	56.8	-	dB
SFDR _{ADC}	Spurious-free dynamic range (SFDR)	1.8V	-	75.2	-	dB
SINAD _{ADC}	Signal-to-noise and distortion ratio (SINAD)	1.8V	-	56.6	-	dB
	RACTERISTICS, Internal 1.19V Refer ngle Ended Input, 1 kHz Input, ADC I			•		1
ENOB	Effective number of bits	1.8V	-	9.1	-	ENOB
THD _{ADC}	Total harmonic distortion (THD) - 1st 7 harmonics	1.8V	-	-79.8	-	dB
SNR _{ADC}	Signal-to-noise ratio (SNR)	1.8V	-	56.7	-	dB
SFDR _{ADC}	Spurious-free dynamic range (SFDR)	1.8V	-	73.9	-	dB
SINAD _{ADC}	Signal-to-noise and distortion ratio (SINAD)	1.8V	-	56.5	-	dB
PERFORMANC	E					
NMC _{ADC}	Number of missing codes		-	0	-	Codes
INL _{ADC}	Integral nonlinearity	Full input range	-	± 3.5	-	LSB
DNL _{ADC}	Differential nonlinearity	Full input range	-	[-0.97, 2.27]	-	LSB
E _{ADC_OFFSET}	Offset error		-1	-	1	%FS
E _{ADC_GAIN}	Gain error		-2	-	2	%FS
INTERNAL TEM	PERATURE SENSOR					
E _{TEMP}	Temperature sensor accuracy		-	± 2.5	-	°C
S _{TEMP}	Temperature sensor slope		-	3.58	-	mV/°C
BATTERY RESI	STANCE				•	
R _{BATT}	Internal resistance for Battery Measurement		374.4	468	561.6	Ω
V _{BATTDIV}	Battery divider voltage		0.334 * VDDH	0.342 * VDDH	0.351 * VDDH	V

## Table 42: General Purpose Analog to Digital Converter (ADC)

a. Refer to Errata List for any known device issues which may impact the achievable conversion rate.

# 29.15 Display Controller (DC)

Symbol	Parameter	Test Condition ^a	VCC	Min	Тур	Мах	Unit
F _{SCLK}	SCLK frequency range			-	-	48	MHz
T _{SCLK_LO}	Clock low time		1.85	0.42/F _{CLK}	0.48/F _{CLK}	0.54/F _{CLK}	s
T _{SCLK_HI}	Clock high time		1.85	0.46/F _{CLK}	0.52/F _{CLK}	0.58/F _{CLK}	s
T _{SCLK_R}	Clock rise time	9 pF load, 10% to 90% of VDDH	1.85	1.07	-	-	ns
T _{SCLK_F}	Clock fall time	9 pF load, 90% to 10% of VDDH	1.85	1.01	-	-	ns
T _{SU_MI}	MISO input data setup time		1.85	6.95	-	-	ns

1.85

1.85

1.85

7.93

TBD

-

-

_

-

-

_

3.92

ns

ns

ns

Table 43: Display Controller Serial Peripheral Interface (SPI) Interface

a. General test conditions for all parameters:

MISO input data hold time

MOSI output data valid hold

MOSI output data valid time

- TA = 25 °C

T_{HD_MI}

 $T_{VLD_HD_MO}$ 

T_{VALID MO}

- VDDH = VDDP = 1.85 V


- F_{SCLK} = 48 MHz

- GPIO slew rate = 1 for all pins

time

- GPIO drive strength = 1P0 for all pins

- Load capacitance = 9 pF





# 29.16 Multi-bit Serial Peripheral Interface (MSPI)

The timing specifications provided are based on simulated characterization and cover the worst-case fastest and slowest corners.

#### 29.16.1 SDR with non-DQS Mode with Octal Data Width

The following specifications cover octal data width for all MSPI instances.

- Timing is based on 0-tap delay on the RX and TX delay lines.
- To use on-chip RX delay lines, the external data skew needs to be less than or equal to 4.0 ns.

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit	Comments
F _{SCLK}	SCLK frequency range		-	-	48 ^a	MHz	See MSPI section for any instance-specific clock limitations.
T _{LOW(SCLK)}	Clock low time		0.37	-	0.55	1/F _{SCLK}	
T _{HIGH(SCLK)}	Clock high time		0.45	-	0.63	1/F _{SCLK}	
T _{RISE(SCLK)}	Clock rise time	15 pF load, GPIO Drive Strength=0x3	-	2.4	-	ns	
T _{FALL(SCLK)}	Clock fall time	15 pF load, GPIO Drive Strength=0x3	-	2.5	-	ns	
T _{CEtoSCLK}	CE to SCLK start time		1.2	-	-	ns	
T _{SCLKtoCE}	SCLK to CE end time		10	-	-	ns	
T _{SETUP(IN)}	Input data setup time		16	-	-	ns	
T _{HOLD(IN)}	Input data hold time		0	-	-	ns	
T _{VALID(OUT)}	Output data valid time	15 pF load, GPIO Drive Strength=0x3	-	-	4	ns	
T _{HOLD(OUT)}	Output data hold time	15 pF load, GPIO Drive Strength=0x3	-5	-	-	ns	

Table 44: MSPI Timing (SDR with Non-DQS Mode)

a. For all MSPI instances in non-DQS SDR mode with data widths lower than octal, up to 96 MHz is supported.




Figure 61. MSPI Timing Diagram - SDR with non-DQS Mode

## 29.16.2 DDR with DQS Mode with Octal Data Width

The following specifications cover octal data width for all MSPI instances.

- To use on-chip RX delay lines, the external data skew needs to be less than or equal to 2.0 ns.
- Timing is based on 0-tap delay on the RX delay lines, with the following settings:
  - MSPIn_DEV0DDR_EMULATEDDR0 = 1
  - MSPIn_DEV0DDR_ENABLEDQS0 = 1

where MSPI instance n = 0, 1 or 2.

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit	Comments
F _{SCLK}	SCLK frequency range		-	-	48 ^a	MHz	See MSPI section for any instance-specific clock limitations.
T _{LOW(SCLK)}	Clock low time		0.37	-	0.55	1/F _{SCLK}	
T _{HIGH(SCLK)}	Clock high time		0.45	-	0.63	1/F _{SCLK}	
T _{RISE(SCLK)}	Clock rise time	15 pF load, GPIO Drive Strength=0x3	-	2.4	-	ns	
T _{FALL(SCLK)}	Clock fall time	15 pF load, GPIO Drive Strength=0x3	-	2.5	-	ns	
T _{CEtoSCLK}	CE to SCLK start time		1.2	-	-	ns	
T _{SCLKtoCE}	SCLK to CE end time		10	-	-	ns	
T _{SETUP(IN)}	Input data setup time		4.3	-	-	ns	
T _{HOLD(IN)}	Input data hold time		2.2	-	-	ns	
T _{VALID(OUT)}	Output data valid time	15 pF load, GPIO Drive Strength=0x3	-	-	4	ns	
T _{HOLD(OUT)}	Output data hold time	15 pF load, GPIO Drive Strength=0x3	-5	-	-	ns	

Table 45: MSPI Timing (DDR with DQS Mode)

a. For all MSPI instances, DDR with DQS octal data width is not supported at 48 or 96 MHz.




Figure 62. MSPI Timing Diagram - DDR with DQS Mode

# 29.17 I²C/SPI Master (IOM)

## 29.17.1 Inter-Integrated Circuit (I²C) Interface

The design guarantees that timings meet industry-standard I²C timing specifications for 100 kbps (Standard-mode), 400 kbps (Fast-mode) and 1 Mbps (Fast-mode Plus) operation.

- Note that for the SCL clock duty cycle to meet the industry-standard timing specifications at 400 kbps, some register settings are required to increase the clock duty cycle to at least 33.3% as per the specification:
  - Set the number of IOCLK cycles to delay the rising edge of the SCL output to 5: IOM_MI2CCFG_S-CLENDLY = 5.
  - Set the number of base clock cycles to wait before sampling the SCL clock to 7: IOM_MI2CCF-G_SMPCNT = 7.

## 29.17.2 Serial Peripheral Interface (SPI) Master Interface

The timing specifications provided are based on simulated characterization and cover the worst-case fastest and slowest corners.

Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
F _{SCLK(CPHA0)}	SCLK frequency range, CPHA = 0		-	24	48	MHz
F _{SCLK(CPHA1)}	SCLK frequency range, CPHA = 1		-	24	24	MHz
F _{SCLK_3WIRE(CPHA0)}	SCLK frequency range, 3- wire mode, CPHA = 0		-	8	12	MHz
F _{SCLK_3WIRE} (CPHA1)	SCLK frequency range, 3- wire mode, CPHA = 1		-	8	12	MHz
T _{LOW(SCLK)}	Clock low time		0.37	-	0.55	1/F _{SCLK}
T _{HIGH(SCLK)}	Clock high time		0.45	-	0.63	1/F _{SCLK}
T _{RISE(SCLK)}	Clock rise time	15 pf, GPIO Drive Strength = 0x3	-	2.4	-	ns
T _{FALL(SCLK)}	Clock fall time	15 pf, GPIO Drive Strength = 0x3	-	2.5	-	ns
T _{RISE(MOSI)}	MOSI output rise time	15 pf, GPIO Drive Strength = 0x3	-	2.6	-	ns
T _{FALL(MOSI)}	MOSI output fall time	15 pf, GPIO Drive Strength = 0x3	-	2.6	-	ns
T _{CEtoSCLK}	CE to SCLK start time		0.5	-	2	1/F _{SCLK}
T _{SCLKtoCE}	SCLK to CE end time		0.5	-	2.2	1/F _{SCLK}
T _{SETUP(MISO)}	MISO input data setup time		6	-	-	ns
T _{HOLD(MISO)}	MISO input data hold time		6	-	-	ns
T _{VALID(MOSI)}	MOSI output data valid time		-	-	12	ns
T _{VALID_HOLD(MOSI)}	MOSI output data hold time		-1	-	-	ns

### Table 46: Serial Peripheral Interface (SPI) Master Interface

Symbol	Parameter	Test Condition	Min	Тур	Мах	Unit
T _{SETUP_3WIRE(MOSI)}	MOSI input data setup time, 3-wire mode		36	-	-	ns
T _{HOLD_3WIRE(MOSI)}	MOSI input data hold time, 3-wire mode		6	-	-	ns
T _{VALID_3WIRE(MOSI)}	MOSI output data valid time, 3-wire mode		-	-	30	ns
Tvalid_Hold_3WIRE(MOSI)	MOSI output data hold time, 3-wire mode		-1	-	-	ns






Figure 63. SPI Master Mode, Phase = 0




Figure 64. SPI Master Mode, Phase = 1

# 29.18 I²C/SPI Slave (IOS)

# 29.18.1 Serial Peripheral Interface (SPI) Slave Interface

#### Table 47: Serial Peripheral Interface (SPI) Slave Interface

Symbol	Parameter	Min	Тур	Мах	Unit
F _{SCLK}	SCLK frequency range	-	-	24	MHz
T _{SCLK_LO}	Clock low time	1/2F _{SCLK(max)}	-	-	s
T _{SCLK_HI}	Clock high time	1/2F _{SCLK(max)}	-	-	s

#### NOTE

The IOS has throughput limitations based on CPU utilization and only the following host-to-slave communication speeds are supported:

- Direct Access (Host TX): 100 kHz to 24 MHz
- FIFO read range (Host RX): 100 kHz to 400 kHz and 16 MHz to 24 MHz.

# 29.19 Universal Asynchronous Receiver/Transmitter (UART)

Symbol	Parameter	Min	Тур	Мах	Unit
F _{CLK}	UART clock rate	-	-	24	MHz
F _{BAUD}	UART baud rate	-	-	1.5	Mbps

#### Table 48: Universal Asynchronous Receiver/Transmitter (UART)

# 29.20 Universal Serial Bus (USB)

# 29.20.1 USB Power Gating and Leakage Current

## Table 49: USB Power Gating

VDDF_USB_SW	VDDUSB0P9	VDD33	Requirements
off	on	on	VDDF_USB_SW must be pulled to ground. A floating supply will cause leakage from VDDUSB0P9.
on	off	on	VDDUSB0P9 must be pulled to ground. A floating supply will cause leakage from VDDF_USB_SW.
on	off	off	VDDUSB0P9/VDD33 must be pulled to ground. A floating supply will cause leakage from VDDF_USB_SW.
off	off	on	VDDF_USB_SW /VDDUSB0P9 must be pulled to ground. A floating supply will cause leakage from VDD33.

Operating conditions	VDD (0.8 V nom)	VCCCORE (0.9 V nom)	VCC (3.3 V nom)	Worst case leakage @VCC	Worst case leakage @ VCCCORE	Worst case leakage @VDD
USB came out of reset; PHY is in suspend mode	0.8 V	0.9 V	3.3 V	40 µA	4 µA	0
USB came out of reset; PHY is in suspend mode	0.8 V	0.9 V	3.4 V	42 µA	4 µA	0
PHY is not operational; All input signals are at their default values.	0	0	3.3 V	1.2 µA	0	0
PHY is not operational; All input signals are at their default values.	0	0	3.2 V	1.1 µA	0	0
PHY is not operational; All input signals are at their default values.	0	0	1.9 V	0.7 µA	0	0
PHY is not operational; All input signals are at their default values.	0	0.9 V	3.2 V	х	х	0
PHY is not operational; All input signals are at their default values.	0	0.9 V	1.9 V	Х	Х	0

#### NOTES:

1) 3.4 V nominal on 3.3 V rail is OK as long as the maximum voltage kept to <= 3.6 V.

2) All numbers given are with the assumption PHY is brought to suspend state, and the USB controller is held in reset before any rails are powered off.

3) Both DP/DM are in the high-Z state if the PHY is powered off when in suspend or reset state. Otherwise, the DP/DM state depends on the state USB controller/SW is in at the moment when PHY power goes off.

4) Leakage via external ESD protection brings DP/DM voltage to zero when PHY puts them in the high-Z state.

5) If 3.3 V is always powered, the software shall enable internal 0.8 V rail before the external 0.9V. Otherwise, leakage can't be controlled (last two rows of the table).

6) "X" indicates that the leakage current is out of control.

7) Assuming 3.3 V is always on, the power-on sequence depicted below is allowed with no limitations on the duration [t0...t1]. The leakage for the period from t0 to t1 is several microamps.

			t _o t	4
VCC	3.3V	Always ON		
VDD	0.8V			
VCCCORE	0.9V			

# 29.20.2 USB PHY Power and Interface Timing Requirements

Parameter	Condition	Min	Тур	Max	Units
VDDUSB33 - Voltage		3.0	-	3.6	V
VDDUSB33 - Max Load		-	-	6	mW
VDDUSB0P9 - Voltage		0.837	-	0.990	V
VDDUSB0P9 - Ripple		-	-	5	%
VDDUSB0P9 - Max Continuous Current		-	-	3.23	mA
VDDUSB0P9 - Peak Current		-	-	40	mA
VDDUSB33 - Power Consumption	Power consumption in suspend state when	-	-	4	μA
VDDUSB0P9 - Power Consumption	both 3.3 V and 0.9 V are supplied.	-	-	5	μA

Table 51: USB PHY Power Supply

# 29.21 Secure Digital Input Output (SDIO)


## 29.21.1 Default Mode

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
F _{CLK} (1/T _{CLK} )	CLK frequency range		-	-	24	MHz
T _{LOW(SCLK)}	Clock low time		0.45	-	0.55	1/F _{CLK}
T _{HIGH(CLK)}	Clock high time		0.45	-	0.55	1/F _{CLK}
T _{RISE(CLK)}	Clock rise time	10 pf Load	-	-	2	ns
T _{FALL(CLK)}	Clock fall time	10 pf Load	-	-	2	ns
T _{SETUP(IN)}	Data, CMD input setup time		4.5	-	-	ns
T _{HOLD(IN)}	Data, CMD input hold time		5.0	-	-	ns
T _{HOLD(OUT)}	Data, CMD output hold time	10 pf Load	-4.5	-	-	ns
T _{VALID(OUT)}	Data, CMD output valid time	10 pf Load	-	-	7.5	ns

Notes:

- 1. Data, CMD output hold time is based on FF/H/H/H/-40C corner.
- 2. The timing parameters are based on 0-tap TX and RX delay lines, with SDIO_HOSTCTRL1.HISPEEDEN bit = 0.
- 3. Default Speed Card specifications:

Input setup/hold = 5 ns / 5 ns, with respect to clock rise. Output min/max = 0 ns / 14 ns, with respect to clock fall.



#### Figure 65. SDIO Default Mode Interface Timing Diagram

# 29.21.2 High-Speed Mode

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
F _{CLK} (1/T _{CLK} )	CLK frequency range		-	-	48	MHz
T _{LOW(SCLK)}	Clock low time		0.4	-	0.6	1/F _{CLK}
T _{HIGH(CLK)}	Clock high time		0.4	-	0.6	1/F _{CLK}
T _{RISE(CLK)}	Clock rise time	10 pf Load	-	-	2	ns
T _{FALL(CLK)}	Clock fall time	10 pf Load	-	-	2	ns
T _{SETUP(IN)}	Data, CMD input setup time		4.5	-	-	ns
T _{HOLD(IN)}	Data, CMD input hold time		5.0	-	-	ns
T _{HOLD(OUT)}	Data, CMD output hold time	10 pf Load	-4.5	-	-	ns
T _{VALID(OUT)}	Data, CMD output valid time	10 pf Load	-	-	6.5	ns

Table 53: Secure Digital Input Output - High-Speed Mode

Notes:

- 1. Data, CMD output hold time is based on FF/H/H/H/-40C corner.
- 2. The timing parameters are based on 0-tap TX and RX delay lines, with SDIO_HOSTCTRL1.HISPEEDEN bit = 1.
- Card specifications with respect to clock rise: Input setup/hold = 6 ns / 2 ns. Output min/max = 2.5 ns / 14 ns.




Figure 66. SDIO High-Speed Mode Interface Timing Diagram

## 29.21.3 SDR50 Mode

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
F _{CLK} (1/T _{CLK} )	CLK frequency range		-	-	96	MHz
T _{LOW(SCLK)}	Clock low time		0.4	-	0.6	1/F _{CLK}
T _{HIGH(CLK)}	Clock high time		0.4	-	0.6	1/F _{CLK}
T _{RISE(CLK)}	Clock rise time	10 pf Load	-	-	2	ns
T _{FALL(CLK)}	Clock fall time	10 pf Load	-	-	2	ns
T _{SETUP(IN)}	Data, CMD input setup time		4.5	-	-	ns
T _{HOLD(IN)}	Data, CMD input hold time		5.0	-	-	ns
T _{HOLD(OUT)}	Data, CMD output hold time	10 pf Load	-4.5	-	-	ns
T _{VALID(OUT)}	Data, CMD output valid time	10 pf Load	-	-	6.5	ns

Table 54: Secure Digital Input Output - SDR50 Mode

Notes:

- 1. Data, CMD output hold time is based on FF/H/H/H/-40C corner.
- 2. The timing parameters are based on 0-tap TX and RX delay lines, with SDIO_HOSTCTRL1.HISPEEDEN bit = 1.
- Card specifications with respect to clock rise: Input setup/hold = 3 ns / 0.8 ns. Output min/max = 1.5 ns / 7.5 ns.




Figure 67. SDIO SDR50 Mode Interface Timing Diagram

# 29.22 Serial Wire Debug (SWD)

Symbol	Parameter	Min	Тур	Мах	Unit
F _{SWCLK}	SWD clock frequency	-	-	15	μs
T _{LOW(SWCLK)}	SWD clock low period	0.45	-	0.55	μs
T _{HIGH(SWCLK)}	SWD clock high period	0.45	-	0.55	μs
T _{RISE(SWCLK)}	SWD clock rise time	-	-	2	ns
T _{FALL(SWCLK)}	SWD clock fall time	-	-	2	ns
T _{SETUP(IN)}	Input setup time from SWD IO to rising edge of SWD clock	25	-	-	ns
T _{HOLD(IN)}	Input hold time from rising edge of SWD clock to end of SWD IO	10	-	-	ns
T _{HOLD(OUT)}	Output hold time from rising edge of SWD clock to end of SWDIO output	1	-	-	ns
T _{VALID(OUT)}	Output valid time from rising edge of SWD clock to start of SWDIO output	-	-	36	ns

### Table 55: Serial Wire Debug (SWD)




Figure 68. Serial Wire Debug Timing

# 29.23 PDM Interface

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
All Modes						
Clocking						
F _{PDMCLK}	PDM output clock frequency range		0.512	-	3.072	MHz
DC _{PDMCLK}	PDM clock duty cycle		40	50	60	%
DC _{PDMCLK_HI}	PDM high frequency clock duty cycle		40	50	60	%
T _{JITTER}	Jitter Tolerance		-150	80	150	ps
T _{SETUP}	PDM Input Data Setup Time		115	-	ns	ns
T _{HOLD}	PDM Input Data Hold Time		0	-	ns	ns
High Perfo	rmance Mode					
Clocking						
F _S	Sampling Rate		16	48	96	kHz
FHMCLKA	Master Clock Rate		-	24.576	-	MHz
FPDMA_CKO	Digital Microphone Clock Rate		0.768	3.072	6.144	MHz
Performance	9					
BW	Bandwidth		0.02	0.417 * Fs	20	kHz
RIP _{P-P}	Frequency Response Peak- to-Peak Ripple	20Hz - 20 kHz	-	0.3	0.5	dB
SNR	Signal-to-Noise Ratio (A-weighted)	BW=20 kHz	-	110	120	dB
DR	Dynamic Range (A-weighted)	BW=20 kHz	-	110	120	dB
THD+N	Total Harmonic Distortion + Noise	-10dBFS Input Level BW=20 kHz	-	-105	-	dB
T _{SU}	Start-Up Time		-	48	-	1/FS
R _{DEC}	Decimation Rate		-	64	-	Х

## Table 56: Pulse Density Modulation (PDM) Clocking and Performance

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Mid Perfori	mance Mode					
Clocking						
F _S	Sampling Rate		16	24	-	kHz
FHMCLKA	Master Clock Rate		-	24.576	-	MHz
FPDMA_CKO	Digital Microphone Clock Rate		1.024	1.536	-	MHz
Performance	9					
BW	Bandwidth		0.02	0.417 * Fs	10	kHz
RIP _{P-P}	Frequency Response Peak- to-Peak Ripple	20Hz - 20 kHz	-	0.3	0.5	dB
SNR	Signal-to-Noise Ratio (A-weighted)	BW=6.7 kHz	-	95	100	dB
DR	Dynamic Range (A-weighted)	BW=6.7 kHz	-	95	100	dB
THD+N	Total Harmonic Distortion + Noise	-10dBFS Input Level BW=6.7 kHz	-	-90	-	dB
T _{SU}	Start-Up Time		-	48	-	1/FS
R _{DEC}	Decimation Rate		-	64	-	х
Reduced P	erformance Mode		I			
Clocking						
F _S	Sampling Rate		16	48	96	kHz
FHMCLKA	Master Clock Rate		-	24.576	-	MHz
FPDMA_CKO	Digital Microphone Clock Rate		0.768	1.536	3.072	MHz
Performance	9					
BW	Bandwidth		0.15	-	6.7	kHz
RIP _{P-P}	Frequency Response Peak- to-Peak Ripple	150Hz - 4 kHz	-	0.3	0.5	dB
SNR	Signal-to-Noise Ratio (A-weighted)	BW=6.7 kHz	-	80	90	dB
DR	Dynamic Range (A-weighted)	BW=6.7 kHz	-	80	90	dB
THD+N	Total Harmonic Distortion + Noise	-10dBFS Input Level BW=6.7 kHz	-	-80	-	dB
T _{SU}	Start-Up Time		-	48	-	1/FS
R _{DEC}	Decimation Rate		-	64	-	х

Table 56: Pulse Density Modulation (	(PDM) Clocking and Performance

# 29.24 Audio Analog-to-Digital Converter (AUDADC)

#### NOTE

See "VDDAUDA Voltage Supply Requirements" on page 196 for the power supply requirements for the AUDADC module.

### 29.24.1 AUDADC Audio Specifications

In Table 57, the following conditions apply unless otherwise indicated.

- CLK source = XTALHS 24.576 MHz
- Input Frequency = 997 Hz
- Sample Rate = 48 kHz
- PGA GAIN = 0dB
- Pseudo-differential input
- DRE disabled
- 0.1uF X5R/X7R AC coupling capacitors used
- 100 nF low leakage capacitor on LPADC_VREF (part number 0201ZD104KAT2A)
- VDDAUDA driven by LDO except for PSRR measurements

Symbol	Parameter	Test Condition	Weighting	Min	Тур	Max	Units
		Minimum	-	-	-6	-	dB
A _{AUDADC_PGA}	PGA Gain	Maximum	-	-	24	-	dB
		Step Size	-	-	0.5	-	dB
		PGA Gain = 0 dB, -1 dBFS	A-weighted	-	-61	-	dB
	Total Harmonic Distortion + Noise (THD+N) (DRE disabled)	F GA Gaill – 0 dB, -1 dBr 5	Unweighted	-	-58	-	dB
THD _{AUDADC}		PGA Gain = 12 dB, -1 dBFS	A-weighted	-	-60	-	dB
AUDADC			Unweighted	-	-58	-	dB
		PGA Gain = 24 dB, -1 dBFS	A-weighted	-	-54	-	dB
			Unweighted	-	-50	-	dB
		PGA Gain = 0 dB	A-weighted	-	-65	-	dB
		F GA Gaill – 0 ub	Unweighted	-	-60	-	dB
FDI_DR _{AUDADC}	Dynamic Range (DR) Fully-differential input	PGA Gain = 12 dB	A-weighted	-	-63	-	dB
T DI_DI AUDADC	(DRE disabled) ^a		Unweighted	-	-58	-	dB
		PGA Gain = 24 dB	A-weighted	-	-58	-	dB
			Unweighted	-	-53	-	dB
IC_ISOL _{AUDADC}	Interchannel Isolation	PGA Gain = 0 dB	1 kHz	-	60	-	dB
IC_ICCLAUDADC		PGA Gain = 24 dB	1 kHz	-	60	-	dB

#### Table 57: AUDADC Audio Specifications

Symbol	Parameter	Test Condition	Weighting	Min	Тур	Max	Units
		PGA Gain = -6 dB	-	-	1000	-	mVrms
		PGA Gain = 0 dB	-	-	500	-	mVrms
FDIV_FS _{AUDADC}	Full Scale Input Voltage (Fully Differential Input)	PGA Gain = 12 dB	-	-	125	-	mVrms
		PGA Gain = 24 dB	-	-	31.25	-	mVrms
		PGA Gain = 30 dB	-	-	15.63	-	mVrms
MOD_IDX _{AUDADC}	Modulation Index ^b		-	-	78.3	-	%FS
VAUDADCIN	DC Voltage Range at Ana- log Input Pin	Pin floating	-	-	0.8	-	V
VAUDADCREF	DC Voltage Range at LPAD- C_REF	See Note ^c	-	-	1.2	-	V
	Ourse Made Datation	100 mVpp on both inputs,	217 Hz	-	-63	-	dB
CMRR _{AUDADC}	Common Mode Rejection Ratio (CMRR) ^d	Sample Rate = 48 kHz,	1 kHz	-	-62	-	dB
		PGA GAIN = 0 dB	20 kHz	-	-51	-	dB
ATOT _{AUDADC}	Audio Turn-on Time	With BGTLP always on and PGA VREFGEN quick charge	-	-	10	-	ms

#### Table 57: AUDADC Audio Specifications

a. Dynamic Range is measured by measuring THD+N of -40 dBFS input signal, multiplying by negative 1, and adding 40 dB. b. Modulation index specifies the percentage of the digital full scale obtained when a full scale analog input is driven on the

PGA inputs for a given gain. Exceeding the full-scale analog voltage may result in a distorted/clipped signal.

c. LPADC_REF pin may not be loaded due to low current drive (even with a typical voltmeter). For voltage measurements, use high impedance buffer before connecting to voltmeter.

d. CMRR is measured by shorting the inputs of the AC coupling capacitors together and to the sinusoidal waveform generator.

## 29.24.2 AUDADC Mic Bias Specifications

#### Table 58: AUDADC Mic Bias Specifications

Symbol	Parameter	Test Condition	Min	Тур	Max	Units
V _{AUDADC_OVNL}	Output Voltage (no load)	VOLTAGETRIM = 5	-	0.9	-	V
V _{AUDADC_OVNL}	Output Voltage (no load)	VOLTAGETRIM = 32	-	1.25	-	V
V _{AUDADC_OVNL}	Output Voltage (no load)	VOLTAGETRIM = 52	-	1.5	-	V
V _{AUDADC_OVBM}	Output Voltage (Bypass Mode)	VOLTAGETRIM = 63	-	VDDAUDA	-	V

### 29.24.3 ASRC Performance

#### 29.24.3.1 Analysis by Test Cases

The figures in this subsection present the spectra using a sinusoidal test wave of amplitude -1 dB and different input and output frequencies. The test cases and the corresponding parameters are listed in Table 59.

Test Case	Figure	Sample Size (Bits)	Signal Frequency (kHz)	FS _{in} (kHz)	FS _{out} (kHz)	Source Ratio (FS _{out} / FS _{in} )
1	Figure 69	8	1	192	98.5	0.513
2	Figure 70	16	2	48	48.1	1.002
3	Figure 71	24	5	47.9	96	2.004
4	Figure 72	32	10	96	95.8	0.998

#### Table 59: ASRC Test Cases




Figure 69. ASRC Performance Analysis - Test Case 1





Figure 70. ASRC Performance Analysis - Test Case 2








Figure 72. ASRC Performance Analysis - Test Case 4

## 29.24.3.2 Linearity Analysis

Figure 73 shows the THD+N measurement for different input signal frequencies and for different sample sizes.




Figure 73. THD+N vs Input Frequency Using FS_{in} = 48 kHz and FS_{out} = 48.1 kHz

### 29.24.3.3 Analysis for Sine Wave with Frequency of 1 kHz

Table 60 shows the values of the Total Harmonic Distortion + Noise (THD+N) for some conversion ratios, using a 1 kHz input signal.

Rate Conversion	Ratio	Total Harmonic Distortion + Noise (dB)					
(kHz)	Katio	8 bits	16 bits	24 bits	32 bits		
48 → 48.1	1.0021	-47.5	-97.2	-127.0	-127.1		
44.1 → 80	1.8141	-48.5	-95.8	-131.8	-131.8		
96 → 96.1	1.0010	-47.2	-96.0	-131.5	-131.5		
48 → 72	1.5000	-47.6	-97.1	-141.7	-141.9		

Table 60: THD+N for Some Conversion Ratios Using a 1 kHz Input Signal

Rate Conversion	Ratio	Tota	Total Harmonic Distortion + Noise (dB)					
(kHz)	Katio	8 bits	16 bits	24 bits	32 bits			
98.5 → 192	1.9492	-47.9	-95.5	-135.9	-135.5			
180 → 192	1.0667	-48.7	-95.7	-125.7	-125.6			
48.1 → 48	0.9979	-48.9	-96.7	-128.6	-128.6			
80 → 44.1	0.5513	-49.6	-97.4	-120.9	-121.0			
96.1 → 96	0.9989	-47.8	-96.1	-131.8	-131.7			
72 → 48	0.6667	-50.7	-98.9	-141.4	-139.5			
192 → 98.5	0.5130	-48.1	-96.8	-126.3	-126.2			
192 → 180	0.9375	-47.2	-95.9	-139.9	-139.9			

## Table 60: THD+N for Some Conversion Ratios Using a 1 kHz Input Signal

# **30. Ordering Information**

Device Name	Orderable Part Number	NVM	RAM	Package (mm)	Packing	Temperature Range
Apollo4 Plus SoC	AMAP42KP-KBR	2 MB	2.75 MB	5.0 x 5.0 146-pin BGA	Tape and Reel	-20 to 60°C

## Table 61: Ordering Information

# **31. Document Revision History**

Revision	Date	Description	
0.5.0	Sep 2021	Initial public release (under NDA)	
0.5.1	Oct 2021	<ul> <li>Package Pins:</li> <li>Corrected FCNSEL0 and FCNSEL10 for pads 37-45 in Apollo4 Plus SoC Pin Mapping Table (Pg1).</li> <li>GPIO:</li> <li>Corrected FCNSEL0 and FCNSEL10 for pads 37-45 in Pin List and Function Table.</li> <li>MSPI:</li> <li>Removed remaining reference to unsupported DEVICE1. Added note in section 14.3 describing configuration process for PSRAM.</li> </ul>	
1.0.0	Feb 2022	<ul> <li>Package Pins: <ul> <li>Added XO and XO32M signals to the Pin List and Function table.</li> </ul> </li> <li>Package Pins/MSPI: <ul> <li>Added GPI014 and GPI075 to list of pads offering MSPI CE function; removed GPI089.</li> </ul> </li> <li>MCU Core: <ul> <li>Updated "System Power States" section.</li> </ul> </li> <li>Display Controller: <ul> <li>Removed sections on unsupported serial interfaces; added DDR support for QuadSPI; added support for RGBA4444 and ARGB4444 input formats.</li> </ul> </li> <li>GPU: <ul> <li>Added support for HW Blender, antialiasing, dithering, additional color formats.</li> </ul> </li> <li>1²S: <ul> <li>Added note about limitation of TDM use to a single peripheral.</li> </ul> </li> </ul>	
1.0.1	Feb 2022	Operating temperature range corrected.	
1.1.0	Aug 2022	<ul> <li>Package Pins: <ul> <li>Removed MSPI function from Funcsel0 of pins 95-104 in Pin List and Function Table.</li> </ul> </li> <li>IOM: <ul> <li>Maximum I2C transfer size updated to 512 bytes.</li> </ul> </li> <li>MSPI: <ul> <li>Noted that for all MSPI instances, max clock rate for non-DQS SDR octal data width is 48 MHz.</li> <li>Noted that for MSPI2, the maximum clock rate for non-DQS DDR octal data width is 12 MHz.</li> <li>Noted that MSPIn_4 cannot be used as the MSPI's clock line.</li> </ul> </li> <li>Electricals: <ul> <li>Current Consumption table updated with active and low power mode values.</li> <li>High-speed Crystal Oscillator table updated.</li> <li>VDDAUDA Voltage Supply Requirements section added.</li> <li>PGA maximum gain updated in AUDADC Audio Specifications</li> </ul> </li> </ul>	

#### Table 62: Document Revision List

Table 62	: Document	<b>Revision List</b>
----------	------------	----------------------

Revision	Date	Description		
		Front Page Features List, SoC Product Introduction and ADC: - Clarified that stated ADC max sampling rate applies to 8-bit mode. CLKGEN:		
		<ul> <li>Nominal LFRC clock frequency updated to 900 Hz.</li> <li>Package Pins: <ul> <li>Added J13 (MIPI_D1N) and K13 (MIPI_D1P) to Pin List and Function Table.</li> </ul> </li> <li>MSPI:</li> </ul>		
1.2.0	Jan 2023	<ul> <li>Noted that all non-nCE MSPI interface pins should be configured for 1P0X drive strength.</li> <li>ADC: <ul> <li>Clock source selection updated in Functional Overview.</li> <li>Note added about effect of existing errata on achievable sample rate.</li> </ul> </li> </ul>		
		<ul><li>I2S:</li><li>Several "usage" sections moved to Apollo4 Family Programmer's Guide, v7.0.</li><li>DC:</li></ul>		
		- Note added describing interface restrictions when using RGBA4444 or ARGB4444 input color modes. Electricals:		
		<ul> <li>Absolute Maximum Ratings: Storage temp range added.</li> <li>Total memory for "System Deep Sleep mode 2 current - all memory retained" corrected to 2816 kB.</li> <li>Typical LFRC clock frequency updated to 900 Hz.</li> </ul>		

Table 62: Document	Revision List
--------------------	---------------

Revision	Date	Description
1.3.0	Apr 2024	<ul> <li>Front Page Features List and SoC Product Introduction: <ul> <li>Corrected number of I²S instances from 4 to 2.</li> </ul> </li> <li>Hypotated SYS Deep Step Mode 2 (Spsg).</li> <li>Note added that the use of Internal LDO Mode is restricted to only LP Mode.</li> <li>Memory Subsystem: <ul> <li>Note added about silicon erratum ERR082; Potential lockup when DC/GFX accesses MSPI/ Extended Memory while MSPI is DMAing to there.</li> <li>RESET: <ul> <li>Note added about an erratum, ERR087, that a POR failure may occur during power-on.</li> </ul> </li> <li>CLKGEN: <ul> <li>Note added about an erratum, ERR087, that a POR failure may occur during power-on.</li> </ul> </li> <li>CLKGEN: <ul> <li>Note added about a imitation related with deepsleep mode when using XTALHS as a module clock source.</li> </ul> </li> <li>Security: <ul> <li>Note added about Apollo4 SDK using dynamic trim adjustments.</li> <li>Note added that Secure Life Cycle State (LCS) is not supported.</li> </ul> </li> <li>TIMER: <ul> <li>Note added that Beaue Life Cycle State (LCS) is not supported.</li> </ul> </li> <li>TIMER: <ul> <li>Note added that the SBL SWO pin toggles during bootup.</li> </ul> </li> <li>Note added about arratum ERR046 that CPIQ0's function selections Force Input Enable Active (FIEN) and Force Output Enable Active (FIEN) are not operational.</li> </ul> </li> <li>MSPI: <ul> <li>Note added that CQ/DMA may be affected by erratum ERR080</li> </ul> </li> <li>IOM: <ul> <li>Updated Table 13, "Settings for I2C Clock Speeds," on page 125</li> <li>Note added that I²C clock stretching operation is not guaranteed.</li> <li>Note added that I²C clock stretching operation is not guaranteed.</li> <li>Note added about erratum ERR039 that there cannot be any other slaves on the IOS SPI bus.</li> </ul> </li> <li>Use added that use of USB is restricted.</li> <li>SDIC: <ul> <li>Added note about support is for bare metal operation only, and transfer speed/mode limits.</li> <li>Added note about support is for bare metal operation only. and tran</li></ul></li></ul>

Revision	Date	Description
1.4.0	Jul 2024	<ul> <li>AUDADC, PDM and I2S:</li> <li>Note added about erratum ERR121 causing the 32 kHz crystal to be enabled when XTALHS is selected as the module clock.</li> <li>Electricals: <ul> <li>AMR: Added total continuous output source current - all GPIO pins on package and per rail specs.</li> <li>Updated Primary Internal Clocks and Low Frequency Crystal tables.</li> <li>Added internal pull-up value on nRST and timing spec in Resets section.</li> <li>Added TIMER specification section.</li> <li>Updated STIMER specifications.</li> <li>Added notification in IOM section that I²C timing meets industry standard timing specifications.</li> <li>Added SWD timing specifications section.</li> <li>Added specs and timing diagrams in the Secure Digital Input Output table.</li> <li>PDM section added.</li> </ul> </li> </ul>
1.5.0	Feb 2025	SoC Feature List and throughout: - Removed all mention of USB-HS support. SoC Feature List, SoC Intro, Display Controller: - Updated display resolution with footnote.

#### Table 62: Document Revision List

# Legal Information and Disclaimers

AMBIQ MICRO INTENDS FOR THE CONTENT CONTAINED IN THE DOCUMENT TO BE ACCURATE AND RELI-ABLE. THIS CONTENT MAY, HOWEVER, CONTAIN TECHNICAL INACCURACIES, TYPOGRAPHICAL ERRORS OR OTHER MISTAKES. AMBIQ MICRO MAY MAKE CORRECTIONS OR OTHER CHANGES TO THIS CONTENT AT ANY TIME. AMBIQ MICRO AND ITS SUPPLIERS RESERVE THE RIGHT TO MAKE CORRECTIONS, MODIFI-CATIONS, ENHANCEMENTS, IMPROVEMENTS AND OTHER CHANGES TO ITS PRODUCTS, PROGRAMS AND SERVICES AT ANY TIME OR TO DISCONTINUE ANY PRODUCTS, PROGRAMS, OR SERVICES WITHOUT NOTICE.

THE CONTENT IN THIS DOCUMENT IS PROVIDED "AS IS". AMBIQ MICRO AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THIS CONTENT FOR ANY PURPOSE AND DIS-CLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THIS CONTENT, INCLUDING BUT NOT LIM-ITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT.

AMBIQ MICRO DOES NOT WARRANT OR REPRESENT THAT ANY LICENSE, EITHER EXPRESS OR IMPLIED, IS GRANTED UNDER ANY PATENT RIGHT, COPYRIGHT, MASK WORK RIGHT, OR OTHER INTELLECTUAL PROP-ERTY RIGHT OF AMBIQ MICRO COVERING OR RELATING TO THIS CONTENT OR ANY COMBINATION, MACHINE, OR PROCESS TO WHICH THIS CONTENT RELATE OR WITH WHICH THIS CONTENT MAY BE USED.

USE OF THE INFORMATION IN THIS DOCUMENT MAY REQUIRE A LICENSE FROM A THIRD PARTY UNDER THE PATENTS OR OTHER INTELLECTUAL PROPERTY OF THAT THIRD PARTY, OR A LICENSE FROM AMBIQ MICRO UNDER THE PATENTS OR OTHER INTELLECTUAL PROPERTY OF AMBIQ MICRO.

INFORMATION IN THIS DOCUMENT IS PROVIDED SOLELY TO ENABLE SYSTEM AND SOFTWARE IMPLE-MENTERS TO USE AMBIQ MICRO PRODUCTS. THERE ARE NO EXPRESS OR IMPLIED COPYRIGHT LICENSES GRANTED HEREUNDER TO DESIGN OR FABRICATE ANY INTEGRATED CIRCUITS OR INTE-GRATED CIRCUITS BASED ON THE INFORMATION IN THIS DOCUMENT. AMBIQ MICRO RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN. AMBIQ MICRO MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR DOES AMBIQ MICRO ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT, AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABIL-ITY, INCLUDING WITHOUT LIMITATION CONSEQUENTIAL OR INCIDENTAL DAMAGES. "TYPICAL" PARAME-TERS WHICH MAY BE PROVIDED IN AMBIQ MICRO DATA SHEETS AND/OR SPECIFICATIONS CAN AND DO VARY IN DIFFERENT APPLICATIONS AND ACTUAL PERFORMANCE MAY VARY OVER TIME. ALL OPERATING PARAMETERS, INCLUDING "TYPICALS" MUST BE VALIDATED FOR EACH CUSTOMER APPLICATION BY CUS-TOMER'S TECHNICAL EXPERTS. AMBIQ MICRO DOES NOT CONVEY ANY LICENSE UNDER NEITHER ITS PAT-ENT RIGHTS NOR THE RIGHTS OF OTHERS. AMBIQ MICRO PRODUCTS ARE NOT DESIGNED, INTENDED, OR AUTHORIZED FOR USE AS COMPONENTS IN SYSTEMS INTENDED FOR SURGICAL IMPLANT INTO THE BODY, OR OTHER APPLICATIONS INTENDED TO SUPPORT OR SUSTAIN LIFE, OR FOR ANY OTHER APPLICA-TION IN WHICH THE FAILURE OF THE AMBIQ MICRO PRODUCT COULD CREATE A SITUATION WHERE PER-SONAL INJURY OR DEATH MAY OCCUR. SHOULD BUYER PURCHASE OR USE AMBIQ MICRO PRODUCTS FOR ANY SUCH UNINTENDED OR UNAUTHORIZED APPLICATION. BUYER SHALL INDEMNIFY AND HOLD AMBIQ MICRO AND ITS OFFICERS, EMPLOYEES, SUBSIDIARIES, AFFILIATES, AND DISTRIBUTORS HARM-LESS AGAINST ALL CLAIMS, COSTS, DAMAGES, AND EXPENSES, AND REASONABLE ATTORNEY FEES ARIS-ING OUT OF, DIRECTLY OR INDIRECTLY, ANY CLAIM OF PERSONAL INJURY OR DEATH ASSOCIATED WITH SUCH UNINTENDED OR UNAUTHORIZED USE, EVEN IF SUCH CLAIM ALLEGES THAT AMBIQ MICRO WAS NEGLIGENT REGARDING THE DESIGN OR MANUFACTURE OF THE PART.



©2025 Ambiq, Inc. All rights reserved.

Ambiq Micro, Inc.

6500 River Place Boulevard, Building 7,

Suite 200, Austin, TX 78730-1156

www.ambiq.com/

sales@ambiq.com

https://support.ambiq.com

+1 (512) 879-2850

DS-A4P-1p6p0 Version 1.6.0 February 2025